Dissertation > Excellent graduate degree dissertation topics show

Design and Optimization of Predicated Execution for Tiled Processor Architecture

Author: DengChunHua
Tutor: AnHong
School: University of Science and Technology of China
Course: Computer System Architecture
Keywords: Tiled Processor Architecture Dataflow-like Computing Model Hyperblock Predicated Execution
CLC: TP302
Type: Master's thesis
Year: 2011
Downloads: 13
Quote: 0
Read: Download Dissertation

Abstract


With the evolvement of computer architecture and semiconductor technology, the performance of computer system is being improved via placing more cores in one single processor, instead of employing higher frequency. The problem of lacking processor resource is consequently alleviated. However, comes along another problem that how to maximize performance by fully utilizing these resources without exceeding the energy budget. Titled processor architecture, which distributes the computing and storage resources evenly across the chip, resolves the issues of memory wall, resource utilization, wire delay and scalability, and therefore becomes the trend of microprocessor development.The work in the thesis implements the predicated execution technique in the back-end of compiler for titled processor TPA-PI, and optimizes the execution. The main work and contributions are as follows. First, we investigate the back-end implementation of LLVM compiling framework, and implement the predicated execution technique for TPA-PI. Such technique traverses the control flow graph of the program, finds candidate block of predicated execution, and predicates the candidate blocks according to the dependency relationship between them. Second, we study the procedure of selecting basic blocks to build hyper-block, analyze the influence that various program factors imposed on the selecting procedure, and make dynamic decisions for the basic block selecting according to profiling information. Lastly, we study factors that affect hyperblock splitting, and propose the heuristic choosing algorithm for hyperblock splitting. By balancing between the execution overhead of hyperblock splitting and the quality of hyperblock split, we propose the criteria for choosing hyperblock splitting node. By conforming such criteria, we could improve both the execution efficiency of hyperblock and the overall performance of processor. Experimental results of preliminary suggest that predicated execution technique proposed in this thesis could effectively eliminate branch instructions and merge instruction blocks in program. Meanwhile, the optimization of predicated execution technique increases the branch prediction correct rate by 0.68%-3%, and the overall performance of program by 1.67%-8.39%.The research work in this thesis implements the predicated execution technique for titled processor TPA-PI, and establishes the foundation for the compiler back-end design. At the same time, the optimization technique we proposed could be referred as an approach that improves the instruction level parallelism from the complier side.

Related Dissertations

  1. The Research and Implementation of Predicated Execution,TP314
  2. Predicate compiler technology and deep code optimization,TP314
  3. The Research of Fault-Tolerant Techniques for Parallel/Distributed Network Simulator PDNS,TP302.8
  4. The virtual machine image file space waste recovery system,TP302
  5. Xen virtualization network I / O optimization method,TP302
  6. Hardware-based counters virtualization performance evaluation of multiple virtual machines,TP302
  7. A kind of virtual cluster lightweight communication mechanism,TP302
  8. Lightweight Virtual Machine Manager and Security Applications,TP302
  9. Parallel Virtual Machine domain communication system,TP302
  10. Overload virtual machine performance improvement under MPI communication method,TP302
  11. Fault Tolerance for MapReduce in the Cloud Environment,TP302.8
  12. Fault-tolerant software fault-tolerant computer systems design and implementation,TP302.8
  13. Feature-based scenario simulator performance testing of virtual machines,TP302
  14. Research on Hop-by-hop Fault Tolerant Mechanism for Soft Error and Task Mapping for Reliability in NOC,TP302.8
  15. Study of Fault Tolerance Method Based on Redundancy Transmission for Network on Chip Soft Error,TP302.8
  16. Fault-Tolerant Routing Algorithms for 2D-MESH Based Network-on-Chip,TP302.8
  17. Virtual Machine Platform Design and Realize Key Module,TP302
  18. Research on Insurance Claiming System and Its Coordination Fault-Tolerance Hierarchical Model,TP302.8
  19. A Study on the Utility-based Dynamic Resource Allocation Policy in Virtualized Environment,TP302
  20. The Research of Migration Strategy in Virtual Environments,TP302
  21. Transaction -oriented fault-tolerant computer technology research and implementation of arbitration,TP302.8
  22. Research and Design of Performance Evaluation System Based on SPIRENT for High-Performance Fault-Tolerant Computer,TP302.8

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > General issues > Design and Performance Analysis
© 2012 www.DissertationTopic.Net  Mobile