Dissertation > Excellent graduate degree dissertation topics show

A Study of Ultra Low Power Passive UHF Radio Frequency Identification Chip Architecture

Author: TangLongFei
Tutor: ZhuangZuoZuo
School: Xi'an University of Electronic Science and Technology
Course: Microelectronics and Solid State Electronics
Keywords: UHF RFID Tag Chip Backscatter Link Frequency Analog PIE Decoding Analog BLF generator Link Time T1
CLC: TP391.44
Type: PhD thesis
Year: 2012
Downloads: 46
Quote: 0
Read: Download Dissertation

Abstract


Radio frequency identification is one of the key technologies for the internet ofthings, which realizes non-contact identification. The RFID system operating in theultra high frequency band has many advantages over systems in other bands. Theadvantages include faster reading speed, longer operation range, able to identify highspeed motion objects, and so on.In this dissertation, through analyzing the ISO/IEC18000-6C standard on passiveUHF RFID and researching on the UHF RFID system and chip, two high performancepassive UHF RFID architectures are realized.Firstly, through study on the UHF RFID architecture in accordance with theISO/IEC18000-6C standard, the critical limitation of the performance is found out. Thebackscatter link frequency (BLF) requires a high precise on chip clock generatingcircuit, which not only leads to high power consumption but also increases the designdifficulty. Thus an improved BLF generation method employing integer and half-integerfrequency divider is developed in this work. By means of utilizing such a divider, in aparticular frequency interval, the BLF value at the center frequency can be used torepresent all other BLF values in that interval. And this can produce the BLF complyingwith the standard. Hence, the clock frequency can be extended from a certain1.92MHzto1.2MHz~5MHz, which greatly reduces the precision requirement of the on chipclock.Secondly, a new UHF RFID architecture based on the analog decoder circuit isproposed. An analog PIE decoder which can decrease the power consumptiondramatically is employed to replace a traditional decoder with the1.92MHz clock.Besides, an analog BLF generator including an integrator-controlled relaxationoscillator is presented in this dissertation. And it’s been verified that the generated BLFfrequency is fully conforming to the ISO/IEC1800-6C standard. Furthermore, anexcellent solution to the difficulty of the T1link time control is invented. It utilizes twointegrators and a comparator to produce a signal used to control the output of the BLFcircuit.Thirdly, a new reference circuit with small area and low power consumption isintroduced, as well as a new demodulation circuit which leads to an area reduce about50%by eliminating the use of passive components. Finally, two kinds of UHF RFID chips with different architectures have beenfabricated under TSMC0.18um RF process. The test result shows both of the two sortsof chips can operate properly. The maximum read range of the chips using the BLFinterval method is7meters and that of the chips using the analog BLF generator is8meters.

Related Dissertations

  1. A Low Power Power Management System for Passive RFID Tag Chip,TN402
  2. UHF RFID -based toll collection system of key technology research,TP399-C6
  3. Single chip UHF RFID reader research and implementation of digital systems,TP391.44
  4. For low-power radio-frequency identification tag of a memory circuit,TP333
  5. Design of Multimode Fractional-N Synthesizer for Single-Chip CMOS Transceiver,TN74
  6. Security and Low-Power Design of Passive UHF RFID Chip Based on ISO/IEC18000-6C Protocol,TP391.44
  7. Design and Physical Implementation of Baseband Processor for Passive UHF RFID Chip,TP391.44
  8. Design of CMOS Temperature Sensor for RFID Tag,TP212.11
  9. Based ISO/IEC18000-6C standard passive UHF RFID chip design,TP391.44
  10. RFID tag chip analog portion of the circuit design,TP391.44
  11. The Design and Realization of RF/Analog Front End of Passive UHF RFID Chip,TP391.44
  12. A Fractional-N Synthesizer for Multimode Multi-Frequency Transceiver Application,TN74
  13. Design of RF Receive Front End Circuit in the UHF RFID Reader,TP391.44
  14. Standards for ISO18000-6C UHF RFID tag chip digital IC design,TN402
  15. A Design of the RF Receiver for Active UHF-RFID Tag IC,TP391.44
  16. Research on the Anti-collision of UHF RFID System,TP391.44
  17. For the standard of ISO18000-6C UHF RFID passive tag chip low-power design and implementation of digital integrated circuits,TN431.2
  18. Low Phase Noise Frequency Synthesizer for Single-chip CMOS UHF RFID Reader,TN74
  19. Design and Implement of Analog Front-end Circuit for RFID Tag IC,TN402
  20. Research and design of the low-power low-cost passive RFID tag chip,TN409

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Computer applications > Information processing (information processing) > Pattern Recognition and devices > Optical pattern recognition devices
© 2012 www.DissertationTopic.Net  Mobile