Dissertation > Excellent graduate degree dissertation topics show

Analysis and Implementation of Key Compilation Technologies for YHFT-DSP

Author: SongHui
Tutor: LiuHengZhu
School: National University of Defense Science and Technology
Course: Computer Science and Technology
Keywords: Of YHFT - DSP GCC compiler transplantation Register allocation Instruction-level parallelism development
CLC: TP314
Type: Master's thesis
Year: 2009
Downloads: 19
Quote: 0
Read: Download Dissertation

Abstract


Of YHFT - DSP ??is a high-performance digital signal processor, National University of Defense Science and Technology has independently developed its unique architecture and instruction set of the existing DSP compiler is unable to meet their application needs . Help reduce the DSP chip - oriented programming support for high-level language programming , is conducive to the promotion of DSP products . Therefore , the research of key technologies for the of YHFT - DSP ??compiler of great significance. In this paper, the of YHFT DSP register allocation algorithm , instruction-level parallelism development techniques and compiler design and implementation of the study . The main contribution of this paper is as follows : DSP architecture features for YHFT- optimal staining - based algorithm , implemented in GCC DOC ( DSP Optimal Coloring , DSP optimal coloring algorithm ) register allocator . The experiments show that the algorithm than the original GCC optimistic coloring algorithm generated overflow fewer variables , higher quality code . 2 , the main development of the current instruction-level parallelism compiler technology analysis, and list scheduling algorithm in the GCC . The scheduling times before over the scheduling register allocation scheme to ensure high ILP does not produce too many variables to overflow . Finally, on the basis of the analysis of the realization of the principle of the GCC compiler , by transplantation GCC , realization of YHFT - DSP ??prototype compiler . Experiments show that the DSP compiler to generate the assembly code , after compilation , the executable file generated by the link of YHFT - DSP ??run correctly .

Related Dissertations

  1. Network Video Surveillance System Design and Implemention Based on YHFT-DSP,TP277
  2. The Design and Verification of Emulation/Test Module in YHFT-DSP,TP368.1
  3. Optimizing compiled code generation,TP314
  4. Research on Some Key Compiler Techniques for Embedded Processors,TP314
  5. Research on Key Techniques for DSP Compiler,TP368.12
  6. Optimization Research Based on Intermediate Representation in Dynamic Binary Translation,TP391.2
  7. Register Allocation for Machines with Connected and Partitioned Register Banks,TP333
  8. The Design of YHFT DSK Board and Its USB2.0 Emulator,TP332
  9. Research and Implementation of Qlink-A Communicaiton Mechanism to Heterogeneous Multi-core DSP,TP368.1
  10. The Design and Realization of Emulation/Test Module in YHFT-DSP,TP368.11
  11. Research on Design and Optimization of Binary Translation System,TP391.2
  12. Instruction-level parallelism compiled,TP314
  13. Research on Compiler Adaption with Machine Learning,TP181
  14. Research on Dynamic Binary Translation and Optimization,TP314
  15. Research on Software Pipelining Techniques for EPIC Architectures,TP311.52
  16. The Design and Realization of On-Chip Debug Structure for YHFT-DSP,TP368.11
  17. Research of Floating Point Unit in Dynamic Binary Translation System,TP391.2
  18. Research on Energy Optimization of Register Spilled Based on SPM,TN402
  19. The Design of a Video Processor Based on High-Performance YHFT DSP,TN76
  20. The Design and Realization of Debug Environment for YHFT-DSP,TP332

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Computer software > Compiler,interpreter
© 2012 www.DissertationTopic.Net  Mobile