Dissertation > Excellent graduate degree dissertation topics show

Pseudo-wire Emulation Implementation of ATM Based on Ethernet Using FPGA

Author: WuShang
Tutor: CaoMin
School: WRI
Course: Communication and Information System
Keywords: PWE3 ATM Ethernet TWF FPGA
CLC: TN915.2
Type: Master's thesis
Year: 2010
Downloads: 64
Quote: 0
Read: Download Dissertation

Abstract


Driven by the 3G mobile communication services, the 3G transmission network construction is full swing, but now it is still in the early stages of the construction, ATM networks, in which occupies an important position, the architecture which 3G transmission network based on ATM network is the leading direction at this stage. Therefore, the research on ATM over Ethernet has realistic and forward-looking significance. Because ATM is a connection-oriented technique, but Ethernet is connectionless-oriented, we need a technology to play as a bridge between the ATM and the Ethernet for inter-working, which is pseudo-wire emulation edge-to-edge(PWE3). The pseudo-wire emulation implementation of ATM over Ethernet is an important technique in the 3G transmission network construction.at the beginning of this article, the importance of research on ATM over Ethernet is clarified, in operator’s point of view,with the development status of 3G transmission network construction and the development trend of communication, the reasons for using pseudo wire emulation to implement Ethernet-based ATM service transparent transmission are analyzed and summarized, and the history and characteristics of the PWE3 are discussed.ATM technique is analyzed in this article, the basic theory and basic concepts of ATM network are discussed in detail.Taken ITU-T Y.1411 protocol as the reference, in which the general inter-working function(IWF) requirements between ATM and MPLS(multi-protocol label switching) are described in detail, the IWF requirements between ATM and Ethernet are analyzed. Taken the RFC 3916 as the reference, the function requirements of pseudo-wire emulation edge-to-edge are discussed. Taken the RFC 3985 as the reference, the architecture of pseudo-wire emulation services and protocol layering model of PWE3 are offered. taken the pseudo-wire encapsulation formats for ATM-MPLS inter-working as reference, which are provided in RFC 4717 and ITU-T Y.1411,the encapsulation formats for implementation of ATM service transparent transmission over Ethernet are discussed in detail.According to the inter-working function requirements, FPGA technology is chosen to implement pseudo-wire emulation of ATM over Ethernet, meet the specific functional requirement, and adapt to all types of pseudo-wire encapsulation mode. Based on general division of functional modules and design of overall data processing flow, the pseudo-wire processing module and the Ethernet packet encapsulation module are designed in this article, which is coding in Verilog language and designed by QutarusⅡ8.1 tool of Altera Company. This FPGA design implement pseudo-wire emulation edge-to-edge of ATM service over Ethernet.By the end of the article, results are tested and analyzed through experiment environment which is established on Fiberhome network’s IMA E1 Line Card and STM-1 Line Card.

Related Dissertations

  1. Research on Electromagnetic Acoustic Transducer Detection System Based on FPGA,TH878.2
  2. Study on Drive and Control System of Five-Phase PMSM Based on FPGA,TM341
  3. Development of LXI Arbitrary Waveform Generator,TM935
  4. Design of Digital Predistorter for RF Power Amplifier Based on FPGA,TN722.75
  5. Synchronization and Channel Estimation Algorithm in Bursted OFDM System and Its Implementation on FPGA,TN919.3
  6. Performance Analysis of Anti-Multipath Capability in DSSS System and Study on the Compensation Methods,TN914.42
  7. Optimizing and Realising Research on Vedio Compression in TV Guidance System,TN919.81
  8. Research and Hardware Simulation of Multiuser Spread Spectrum Code Acquisition Based on FPGA,TN914.42
  9. Research on Basic Algorithms of Digital Image Processing and Implementation with FPGA,TP391.41
  10. Research of High Speed Image Pre-processing System Based on FPGA,TP391.41
  11. Research and Realization of Precision Clock Synchronization Protocol,TP393.11
  12. The Design of the Dual-Camera High-Speed Synchronous Capturing System Based on Gigabit Ethernet,TP274.2
  13. Design of High-Speed Digital Image Acquisition and Interface Based on FPGA,TP274.2
  14. Development of Inductance Sensor Data Acquisition System Based on FPGA,TP274.2
  15. Development of Serial Bus Analyzer Based on Nios,TP274
  16. Development of PMC High-speed Data Transmission Board Design Based on FPGA-RocketIO_X,TP274.2
  17. Development of Pxibus High Performance Digital I/O Module,TP274
  18. Development of LXI Counter,TP274
  19. A High-Speed and Real-Time Data Acquisition System Based on FPGA,TP274.2
  20. Study of the Bank’s ATM Interface Design,TP11
  21. Design of GPS Information Receiving System Based on Nios Ⅱ,TN967.1

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Communicate > Communication network > ATM (asynchronous transfer mode ) network
© 2012 www.DissertationTopic.Net  Mobile