Dissertation > Excellent graduate degree dissertation topics show
The Research of Filed Programmable Gate Array on Modeling Method
Author: WangPei
Tutor: YangYinTang;SuWeiJun
School: Xi'an University of Electronic Science and Technology
Course: Software Engineering
Keywords: FPGA Technology Mapping Architectrue Funcion Model Modeling
CLC: TN791
Type: Master's thesis
Year: 2011
Downloads: 28
Quote: 0
Read: Download Dissertation
Abstract
|
Technology mapping can also be called "library unit binding", which is a very important part in the process of ultra large scale integrated circuit design. The target of technology mapping is that using a specific method to make a set of Boolean logic functions network expressed in a specific library unit. In the other words, it is to connect units(elements) in the actual process libraries to achieve the desired logic functions. Technology mapping provides a design approach which makes the logic functions circuits expressed with the physic structure, and it bridges the gap between the actual process technology and logic functions design.In the method of library based technology mapping, the quality of chip model determines the quality of technology mapping and the CAD tools to implement the users’ design. With the FPGA’s( Field-Programmable Gate Array)continuing improvement at function, density and performance, the FPGA’s structure becomes more complex and larger, which requires a simple and efficient method of devices construction process to adapt to the changing structure of FPGA chips. Therefore, it’s imperative to construct a low-level FPGA chip model with high reusability to improve speed of the CAD tool. At the same time, separating the CAD tool’s software layer and physical layer to improve its versatility is also an important part of technology mapping.In order to solve the problems above, this paper makes a discussion and analysis in detail with the basic principles and processes of technology mapping , and does the following works based on it: 1) After analysis of advantages and disadvantages of existing technology mapping algorithm, a new FPGA technology mapping algorithm based on architercture library has been proposed;2) After analysis of the structure and function of island-shaped and hierarchical-shaped chips, a new hardware description language Veric that compatibled with the features of VHDL, C + + and Perl language has been proposed;3) Using Veric language constructs model of XCV100 chip that of Virtex series: building architecture model by freach loop and positioning statements; building functional model by inheritance approach , while achieving the technology mapping ;4)Veric compiler and C + + class is introduced, therefore makes the physical architecture and software separated, so enhances the versatility of CAD tool; 5) In experiment, LVS module of Cadence tool and Modelsim tool are used to simulate the architecture and function of the model, the results prove that it’s correct.In practice the CAD tool’s synthesis functions can operate correctly.
|
Related Dissertations
- The Realization of Coal Liquefaction in the Continum Model System and the Experimental Research of Coal Liquefaction,TQ529.1
- Soft Sensor of Naphtha Dry Point on Support Vector Machines Regression,TE622.1
- Research on Mechanism Analysis and Modeling Simulation of Horizontal Well Tractor,P631.83
- Coupled Calculation of the Solidification Paths of Ternary Eutectic Alloys Based on Thermo-Calc,TG111.4
- Tooth Profile Modeling and Machining Error Analysis of the Face Gear,TH132.41
- Research on Electromagnetic Acoustic Transducer Detection System Based on FPGA,TH878.2
- Analysis and Study of Abutment Stability in Concrete High Arch Dam by Three-Dimensional Nonlinear Finite Element Method,TV642.4
- Study on Drive and Control System of Five-Phase PMSM Based on FPGA,TM341
- Development of LXI Arbitrary Waveform Generator,TM935
- Research on HID Lamp Rectifying Effect,TM923.32
- A Simulation Study of the Effects of Ischemia to Spiral Waves in 2-D Human Ventricular Tissue,R318.0
- Design of Digital Predistorter for RF Power Amplifier Based on FPGA,TN722.75
- Synchronization and Channel Estimation Algorithm in Bursted OFDM System and Its Implementation on FPGA,TN919.3
- Performance Analysis of Anti-Multipath Capability in DSSS System and Study on the Compensation Methods,TN914.42
- Optimizing and Realising Research on Vedio Compression in TV Guidance System,TN919.81
- Research and Hardware Simulation of Multiuser Spread Spectrum Code Acquisition Based on FPGA,TN914.42
- Research on Basic Algorithms of Digital Image Processing and Implementation with FPGA,TP391.41
- Service Model Driven Architecture (SMDA) Oriented Modeling Techniques and Tool Implemention,TP311.52
- Research of High Speed Image Pre-processing System Based on FPGA,TP391.41
- Research of Visualization Technology in the Virtual Test of Missile,TP391.9
- Design and Simulation of Flight Management Computer System CDU Unit in Flight Simulation,TP391.9
CLC: > Industrial Technology > Radio electronics, telecommunications technology > Basic electronic circuits > Digital circuits > Logic circuits
© 2012 www.DissertationTopic.Net Mobile
|