SystemVerilog-based functional verification module URAT

Abstract

Related Dissertations

1. OVM -based functional verification of SoC system design and implementation,TN47
2. Extending a Certified Email Protocol with Key Chains and Its Formal Verification,TP393.08
3. Analyzing and Verifying Network Protocols by Model Checking,TP393.04
4. Formal Verification Study in SOC Design,TN47
5. Research on the Technology of Intra-domain Source Address Validation,TP393.08
6. Study on Electronic Commerce Transaction Protocols Based on e-Cash,TP393.04
7. Optimized Design of 64bit GHz Integer Arithmetic and Logical Unit,TP332
8. Design and realization of high-performance digital SoC chip verification,TN47
9. Algorithmic Analysis of Hybrid System,TP301
10. Design Method for High Definition Multimedia Interface Transmiter,TN402
11. The Methodology Research and Application of the Verification in the Digital Circuit Back-end,TN431.2
12. A Preliminary Study for Event Structure of Concurrency System,TP311.52
13. Research of SoC Macromodel Design Based on IP Core,TN47
14. The Optimization and Physical Design of A 600MHz YHFT-DX Instruction Fetch and Dispatch Unit,TP332
15. VMM-based SoC verification environment Research and Implementation,TN47
16. Research on Methods for Formal Verification of Vlsi Circuit,TN47
17. Satisfiability problem algorithm and sequential circuit equivalent of the application of the validation,TN402
18. Research of UML-Oriented Model Checking,TP391.9
19. Equivalence Checking and Test Generation Using Boolean Satisfiability,TN791
20. Research on RTL-gate Equivalence Checking,TN47