Dissertation > Excellent graduate degree dissertation topics show

The Design and Verification of Enhanced Direct Memory Access Controller on DSP64X

Author: ChenHaiBo
Tutor: SunYongJie
School: National University of Defense Science and Technology
Course: Electronic Science and Technology
Keywords: Digital Signal Processor Enhanced Direct Memory Access controller Data transmission speed Transmission protocols Transmission control mechanism Parallelism Pipeline
CLC: TN402
Type: Master's thesis
Year: 2011
Downloads: 22
Quote: 0
Read: Download Dissertation

Abstract


The topics is from a 32-bit high-performance digital signal processor chip (DSP64X),which is designed by institute of Microelectronics in National University of Defense Technology. The work frequency of the chip is 400MHz. In the chip, enhanced direct memory access (EDMA) controller is the core of data transfer control. Therefore, how to improve the data transmission speed of EDMA and how to design an efficient EDMA controller become the core of this paper.By analyzing the internal structure of DSP64X and the transmission principle and performance requirements of EDMA controller, this paper researched and designed EDMA following three areas to improve the data transmission speed:In the data transmission protocols: This paper proposed burst and non-burst combined transmission, in the burst transmission, a read or write command can transmit much data. This paper also extended the interface of devices that are visited frequently to 64-bit, supporting 64-bit transmission. In addition, this paper configured special data transmission buses for high-speed devices.In the structure of EDMA: This paper designed read and write buses separated structure, which is called "double bus" architecture. In the queue registers, every transfer request is subdivided into read requests and write requests. Read requests are controlled by read transfer state machine, write requests are controlled by write transfer state machine. This paper also designed separate source Pipeline, destination Pipeline, read command buffers and write command buffers, all these modules can work in parallel, creating the conditions of read and write operations execute concurrently.In the transmission mechanism: This paper proposed and designed a new transmission mechanism, which can make read and write execute concurrently. This paper also designed pipeline to deal with read and write operations. In the command buffer, every port has a read pipeline and a write pipeline, the read pipeline is subdivided into four pipeline segments, the write pipeline is subdivided into three pipeline segments, all of the pipelines can run simultaneously, the data is passed by data bypass way. The transmission mechanism can implement the parallelism of many transfer requests besides of the parallelism of read and write.Finally, this paper designed the EDMA controller successfully and mainly used software simulation and hardware simulation combined method to verify the all function and timing of EDMA. Verification results show that the EDMA can work properly and stable. Then, this paper compared the performance of our EDMA and the EDMA of similar Mainstream high-performance chip (DSPx), the results show that the data transmission speed of our EDMA is similar with the speed of DSPx’s EDMA. Therefore, our EDMA improves the performance of DSP64X system. This paper completed the expected research and design tasks.

Related Dissertations

  1. Design and Implementation of Processor TI DSP VC33 Virtual Kernel,TP332
  2. Temperature and Pressure Drop Analysis and Its Application in CO2 Corrosion Evaluation of Subsea Pipeline,TE832
  3. S-lay Installation Analysis for Deepwater Pipeline,TE973
  4. Research on ASP Flooding Oil Pipeline Ultrasonic Eliminating Scale Technology,TE39
  5. Research on Subsea Pipeline Repair Coupling,TE973
  6. Research on Defects Image Acquisition and Processing Digital Technology of Pipeline Welds by Ray Radiography Detecting,TG441.7
  7. Study and Design on Static Var Generator in Low-voltage and Three-phase Four-wire System,TM761
  8. Research and Design on Low Voltage Reactive Power Compensation Device,TM761.1
  9. Based on DSP and CPLD design and implementation of motion control card,TP273
  10. To Detect Gene-Gene Interactions Based on Swarm Intelligence and Collision Avoidance Strategy and Its Parallel Computing,TP391.41
  11. Structure OPT Imitation and Experimental Research on Outer Pipeline Multi-magnetize Inspection Structure,TH878.3
  12. Research on the Model Establishing and Simulation of Brushless Doubly-Fed Machine,TM34
  13. A Numerical Analysis of Working Behavior of Underground Pipelines Affected by Large Excavations in Soft Soils,TU753
  14. Optimization and Hardware Realization for H.264 Intra Prediction Decoder,TN919.81
  15. Research and Realization of Simulation Signal Source for Torpedo Acoustic Homing,TJ630.6
  16. Research of Management and Emergency System for Natural Gas Based on Web Service,TU996.8
  17. The Study and Practice on Intelligent Control Technology for Leakage in Water Supply System,TU991.33
  18. Analysis of Communication Pipeline and Cable Project of Pinghu Materials Trading Mall,TU990.3
  19. Research on Electric Crawler Used for Long Oil-transporting Pipeline,TE973
  20. Design of the Memory System for Digital Signal Processor,TP333
  21. Parallelism Research for Multimedia Retrieval Algorithm,TP391.41

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Microelectronics, integrated circuit (IC) > General issues > Design
© 2012 www.DissertationTopic.Net  Mobile