Dissertation > Excellent graduate degree dissertation topics show

The Research of the MPSoC’s Communication Interconnect Technology

Author: LiuYong
Tutor: HaoYue
School: Xi'an University of Electronic Science and Technology
Course: Microelectronics and Solid State Electronics
Keywords: MPSoC NoC on-chip global interconnect network interface
CLC: TN47
Type: Master's thesis
Year: 2009
Downloads: 107
Quote: 3
Read: Download Dissertation

Abstract


Advances in VLSI design techniques have made large complex Systems on Chip (SoC) a reality. The complexity of these SoCs calls for review and revision of on-chip communication techniques, the traditional on-chip bus is not suitable for the Multi-Processer SoC (MPSoC), the new on-chip communication technology should be considered. Network on Chip (NoC) has been suggested as the communication resource to overcome the on-chip physical interconnect issues for the MPSoCs. A number of architectures have been proposed for NoCs which connect reusable IP blocks on a communication network. The dissertation introduces the necessity of the NoC, then focuses on the NoC’s communication characters and the key design technology, such as topology architecture, transmission protocol, etc.As the integrated circuits technology continues scaling, the circuits’frequency and integration scale constantly grows, the parasitic parameters of interconnect have become a key factor in VLSI design. It increases the delay and power consumption and makes the crosstalk noise more seriously. At the same time, how to lower the cost and shorten the time to market has become a great challenge to VLSI designers. The interconnect optimization techniques will help speeding up timing convergence, decreasing power and area, increasing signal integrity and reliability. It has becomes one of the hot topics in physical design. The dissertation discusses several technologies of the on-chip interconnect, and a new low swing differential signaling circuit for the on-chip global interconnect is proposed, which can reduce the interconnect delay and power dissipation.For the connection of the IP blocks and the communication network, the network interface is necessary, which is proposed for global synchronization. The dissertation designed a simple network interface module to communicate the IP cores and the communication network.

Related Dissertations

  1. FPGA/DSP Image Co-processor Technology and Ethernet Data Transmission,TP391.41
  2. Fault-tolerant routing and multi-core processors granularity Modeling,TP302.8
  3. 99Tcm-DOTA-NOC as a New Radiolabeling SSTA for the Detection Breast Cancer in Nude Mice Tumor Model and Correlation with SSTR Expression,R737.9
  4. Study on Operation System of Microcontroller and Design of Operation System Core for NoC Architecture,TP316.2
  5. Design and Implementation of GPRS Wireless Packet Network Performance and Service Quality Evaluation System,TN929.5
  6. Research of Low-Power Router Structure in Network-on-Chip,TN47
  7. The Research of Topology in Network on Chip,TN47
  8. PXIExpress Interface Kit Development,TP336
  9. Research and Implementation of Automatic MPSOC Task Parallelization Specified for Multimedia Encoding and Decoding,TP332
  10. Design and Verification of 3×3 NoC Communication Architecture,TN47
  11. Shanghai Telecom NOC Organizational Change,F626
  12. Study and Implementation of Communication Architecture on Chip and Mapping Method,TN47
  13. Design Exploration of Mapping on Multiple NoC Topologies,TN47
  14. Research and Realization on Task Allocation Based on Analysis of Application Features for System on Chip,TN47
  15. Study of new topology NoC,TN47
  16. FPGA-based functional level can be multi-core processor architecture evolution and NOC System,TN791
  17. Research on the Configurable and Monitored NoC Prototype Platform,TN47
  18. The Acceleration of Matrix Inversion Based on Two-dimensional Mesh NoC,TN47
  19. Research of NoC Mapping Problem Based on Particle Swarm Optimization Algorithm,TN47
  20. Research and Implement of Low-Power and Configurable NoC Router,TN47
  21. Performance Evaluation of Distributed Multiprocessors System on Chip Based on NoC,TN47

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Microelectronics, integrated circuit (IC) > LSI,ultra LSI
© 2012 www.DissertationTopic.Net  Mobile