Dissertation > Excellent graduate degree dissertation topics show

Design and FPGA Implementation of Channel Coding Based on DVB-C2 Standard

Author: ZhangShuHui
Tutor: LiuZhiJun
School: Shandong University
Course: Circuits and Systems
Keywords: DVB-C2 Universal Channel Encoder BCH Encoder LDPC Encoder Bit Interleaver
CLC: TN911.22
Type: Master's thesis
Year: 2010
Downloads: 147
Quote: 0
Read: Download Dissertation

Abstract


With the development of the digital TV technology, microelectronic technology and signal processing technology, as well as the continuous improvement of cable TV customers’ business needs, DVB project team made a second generation digital transmission system for cable systems (DVB-C2) in April 2009. Compared with DVB-C, this standard not only supports multiple input streams, variable coding and modulation, adaptive coding and modulation, can also have better performance, greater transmission capacity and flexibility. Its so powerful performance is inseparable with its advanced channel coding techniques.DVB-C2 standard has a powerful FEC system based on LDPC (Low-Density Parity Check) codes concatenated with BCH (Bose Chaudhuri Hocquenghem) codes, and the output of the LDPC encoder shall be bit interleaved, which consists of parity interleaving followed by columntwist interleaving. LDPC code is an error correcting code with a high performance allowing Quasi Error Free operation close to the Shannon limit. It is a good choice for high-speed communications system and its encoding and decoding algorithm is simple. Cascading with BCH code has superior performance, and can be widely used in mobile communications, satellite communications, wired communications and other fields.The purpose of this subject is to complete the design and implementation of the channel encoder in line with DVB-C2 standard, using ISE and Modelsim as a design and simulation tool, with Xilinx’s Virtex-5 series FPGA as a platform. By researching the practical application projects and DVB-C2 standard, this paper completes the overall structure of channel coding division, Verilog HDL code, as well as simulation.In this article the architecture of the DVB-C2 sending system and each module is introduced firstly. Then based on learning the basic theory of error correction coding and interleaving techniques, the channel coding technique of DVB-C2 is analyzed. After that, the design and implementation of an universal channel encoder is proposed. At last the simulation results of each module is given.The data rate adjustment of BCH encoder is achieved by inserting an empty packet. Using a dynamic reconfigurable PLL and an asynchronous FIFO, the data rate adjustment of LDPC encoder is also realized. The dynamic reconfigurable feature of PLL makes dynamic reconfiguration of channel coding parameters as possible. Based on this, the universal channel encoder is realized. By analyzing LDPC codes parameters’characteristics in DVB-C2 Standard, an implementation method of LDPC encoder for DVB-C2 is proposed. The LDPC encoder in this design is achieved using only one FIFO,13 RAM and ROM, and appropriate logic circuit. Compared with adopting ping-pong operation, this method saves nearly half resources. And according to different encoding parameters, the dynamic power consumption can be effectively reduced by properly shielding some RAM. To ensure data continuity, LDPC encoder and bit-interleaver uses pipeline and ping-pong operation.Finally the universal channel encoder of DVB-C2 is designed and implemented based on Xilinx’s xc5vsx50t chip, supporting normal FECFrame and short FECFrame, eleven kinds of LDPC code rate and five kinds of QAM modes. After synthesized, the clock is up to 127.374 MHz, and can meet the needs of DVB-C2 standard.

Related Dissertations

  1. Design and FPGA Implementation of OFDM Baseband System Based on DVB-C2 Standard,TN919.3
  2. Research and FPGA Implementation of LDPC Codes Encoder for Digital Television Broadcasting System,TN949.197
  3. Design and Implementation of LDPC codec based on the CMMB - STiMi standard,TN762
  4. Study and Implementation of BCH Encoding and Decoding in DVB-S2,TN943
  5. Research and design of LDPC codes codec based on DMB-TH,TN764
  6. Low Power Design and Power Test of the Ofdm-based Wireless Communication System-on-chip,TN934
  7. The Matlab Implementation of Joint Source and Channel Decoding of Turbo Code Based on Meanmatch,TN911.22
  8. Research on Decoding Algorithm for LDPC Codes,TN911.22
  9. Research on Distributed Source Coding Based on LDPC Codes,TN911.22
  10. An Optimized Transmission Algorithm Based on Network Coding in Wireless Network,TN911.22
  11. Linear Operator Broadcast Channels,TN911.22
  12. Ary LDPC codes constructed Method,TN911.22
  13. Study on the Capacity of Quantum Broadcast Channel and uantum LDPC Codes,TN911.22
  14. Research on LDPC Codes Based on Permutation Polynomials,TN911.22
  15. Study on Low-Complexity Decoding Algorithms for Nonbinary Low-Density Parity-Check Coded-Modulation Systems,TN911.22
  16. Research on Puncture Algorithm for Rate-Compatible Low-Density Parity-Check Codes and Its Applicitions,TN911.22
  17. Encoding and Decoding Research on Convolutional LDPC Codes,TN911.22
  18. LDPC codes based on iterative system design and implementation of codecs,TN911.22
  19. Based on density evolution analysis and finite code length LDPC codes constructed,TN911.22
  20. Research on Key Technologies of Hardware Accelerator Template for Error Correction Code,TN911.22
  21. Performance Analysis and Hardware Implementation of LDPC Codes Based on IEEE 802.16e Standard,TN911.22

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Communicate > Communication theory > Information Theory > Channel coding theory
© 2012 www.DissertationTopic.Net  Mobile