Dissertation > Excellent graduate degree dissertation topics show

Design and Realization of JPEG Hardware Decoder Based on FPGA

Author: WangYan
Tutor: ZhangLing
School: Chongqing University
Course: Signal and Information Processing
Keywords: JEPG decode FPGA verilog hardware description language RTL integrated circuits
CLC: TP391.41
Type: Master's thesis
Year: 2011
Downloads: 136
Quote: 0
Read: Download Dissertation

Abstract


In the 21st century,mankind goes into the information age, as the main carrier of information dissemination, the image plays an important role in social development. With good compression performance, JPEG still image compression standard has been widely applied in the image field. At the same time, with the maturity of integrated circuit technology, it has become a hot spot that FPGA hardware is used to realize image processing algorithm, so using hardware to process image has practical value.Research work focuses on the hardware design and realization of JPEG baseline system decoder, and the order is to provide a source code to support the JPEG decoder. On the basis of a brief introduction of JPEG coding and decoding theory and JFIF format commonly used, the hardware structure of the decoder is proposed on the general prospect. The top-down and modular approach are used in the design, and verilog hardware language is used to describe the decoder. Each module is independent and can be reused. The mainwork of the paper includes the following aspects:1. The coding and decoding principle of JPEG Baseline System was studied in depth. After analyzing and comparing the exist algorithms which were included by the system, the best optimal algorithm suitable for hardware implementation was chosen. And then the overall hardware design of decoder was put forward;2. Based on the proposed scheme, verilog hardware language was used to describe and RTL function simulation was done for each module with modelsim simulation tools, the simulation results were compared with the theoretical value. RTL joint debugging was achieved on the basis of each module’s correct functional simulation, and the FPGA prototype validity was finished on the chip EP2C35 of CycloneII series produced by Altera Company. The simulation and verification results show that the decoder meets the expected requirements essentially, and achieves a higher operating frequency in the premise of ensuring undistorted images;3. According to the characteristics of FPGA realizing, the decoding algorithm is optimized. In the entropy decoding stage, entropy decoding algorithm was improved combined with the construction of the Huffman tree, so the decoding time does not change with the size of code length. In the IDCT operation stage, the decoding speed was speeded up and the number of multipliers was reduced by pipeline technology.Developing integrated circuit core nuclear of intelligent property is the current trend .By designing and realizing hardware structure of JPEG Baseline System, the development of integrated circuit technology in our country is promoted, and also it has a positive significance in hardware designing of other image decoding systems.

Related Dissertations

  1. Research on Electromagnetic Acoustic Transducer Detection System Based on FPGA,TH878.2
  2. Study on Drive and Control System of Five-Phase PMSM Based on FPGA,TM341
  3. Development of LXI Arbitrary Waveform Generator,TM935
  4. Design of Digital Predistorter for RF Power Amplifier Based on FPGA,TN722.75
  5. Synchronization and Channel Estimation Algorithm in Bursted OFDM System and Its Implementation on FPGA,TN919.3
  6. Performance Analysis of Anti-Multipath Capability in DSSS System and Study on the Compensation Methods,TN914.42
  7. Optimizing and Realising Research on Vedio Compression in TV Guidance System,TN919.81
  8. Research and Hardware Simulation of Multiuser Spread Spectrum Code Acquisition Based on FPGA,TN914.42
  9. Research on Basic Algorithms of Digital Image Processing and Implementation with FPGA,TP391.41
  10. Research of High Speed Image Pre-processing System Based on FPGA,TP391.41
  11. Design of High-Speed Digital Image Acquisition and Interface Based on FPGA,TP274.2
  12. Development of Inductance Sensor Data Acquisition System Based on FPGA,TP274.2
  13. Development of Serial Bus Analyzer Based on Nios,TP274
  14. Development of PMC High-speed Data Transmission Board Design Based on FPGA-RocketIO_X,TP274.2
  15. Development of Pxibus High Performance Digital I/O Module,TP274
  16. Development of LXI Counter,TP274
  17. A High-Speed and Real-Time Data Acquisition System Based on FPGA,TP274.2
  18. New Methodology for Mapping Resistance Trait Loci in Crop Cultivar Population,S336
  19. Design of GPS Information Receiving System Based on Nios Ⅱ,TN967.1
  20. Temperature and pressure explosives temperature field memory test technology,TQ560.7
  21. Erbium-doped fiber amplifier pump laser drive source research applications,TN248

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Computer applications > Information processing (information processing) > Pattern Recognition and devices > Image recognition device
© 2012 www.DissertationTopic.Net  Mobile