Dissertation > Excellent graduate degree dissertation topics show

Parallel feedback binary adder

Author: JiangWenMing
Tutor: ShengLiYuan
School: Central South University
Course: Electronic Science and Technology
Keywords: adders trigger of half adder parallel feedback carry FPGA CMOS gate
CLC: TP332.21
Type: Master's thesis
Year: 2011
Downloads: 20
Quote: 0
Read: Download Dissertation

Abstract


Adder is one of the most important computing devices in digital computer systems. Besides its explicit arithmetic (such as addition, subtraction, multiplication, and division) performed in a program, adder is also used to increase the value of program counters and calculate effective addresses. This paper further studies a new theory of adder and its basic structure. The new adder is an asynchronous adder whose basic unit is half adder, called Parallel Feedback Carry Adder (PFCA) as its carry mode is parallel feedback. In theory, compared to the adders (e.g. RCA, CLA, CSeA, CCSA) based on full adders, PFCA is faster in speed and smaller in area. Two hardware implementations are proposed to verify the new design theory in this paper and they are implementations in FPGA and with CMOS gates. PFCA is implemented in Vertex 4 of Xilinx and simulated in Modsim, whose results show that there are two disadvantages:limited bit length of PFCA and worse performance. While the bit length can reach any bits when PFCA is implemented with CMOS gates. HSPICE simulation results show that PFCA has obvious advantage over RCA, CLA, CSeA and CCSA in speed and area. As complementary part of performance, reliability mainly measured by confidence level has analyzed in this paper. An advanced structure of PFCA is proposed to eliminate the timing hazards and to enforce the reliability of PFCA. The new structure not only maintains the advantage of PFCA, but also eliminates the timing hazards. Generally, PFCA shows potential applications especially when bit length is longer.

Related Dissertations

  1. Research on Electromagnetic Acoustic Transducer Detection System Based on FPGA,TH878.2
  2. Study on Drive and Control System of Five-Phase PMSM Based on FPGA,TM341
  3. Development of LXI Arbitrary Waveform Generator,TM935
  4. Design of Digital Predistorter for RF Power Amplifier Based on FPGA,TN722.75
  5. Synchronization and Channel Estimation Algorithm in Bursted OFDM System and Its Implementation on FPGA,TN919.3
  6. Performance Analysis of Anti-Multipath Capability in DSSS System and Study on the Compensation Methods,TN914.42
  7. Optimizing and Realising Research on Vedio Compression in TV Guidance System,TN919.81
  8. Research and Hardware Simulation of Multiuser Spread Spectrum Code Acquisition Based on FPGA,TN914.42
  9. Research on Basic Algorithms of Digital Image Processing and Implementation with FPGA,TP391.41
  10. Research of High Speed Image Pre-processing System Based on FPGA,TP391.41
  11. Design of High-Speed Digital Image Acquisition and Interface Based on FPGA,TP274.2
  12. Development of Inductance Sensor Data Acquisition System Based on FPGA,TP274.2
  13. Development of Serial Bus Analyzer Based on Nios,TP274
  14. Development of PMC High-speed Data Transmission Board Design Based on FPGA-RocketIO_X,TP274.2
  15. Development of Pxibus High Performance Digital I/O Module,TP274
  16. Development of LXI Counter,TP274
  17. A High-Speed and Real-Time Data Acquisition System Based on FPGA,TP274.2
  18. Design of GPS Information Receiving System Based on Nios Ⅱ,TN967.1
  19. Temperature and pressure explosives temperature field memory test technology,TQ560.7
  20. Erbium-doped fiber amplifier pump laser drive source research applications,TN248
  21. Remote FPGA system design and implementation of security upgrades,TP309

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Electronic digital computer (not a continuous role in computer ) > Arithmetic unit and the controller (CPU) > Arithmetic unit > Plus , the subtractor
© 2012 www.DissertationTopic.Net  Mobile