Dissertation > Excellent graduate degree dissertation topics show

Research and Realization of the 128-bit Floating-Point Multiply-Add Fused Unit

Author: ZhangFeng
Tutor: XuZuoZuoï¼›LiTieJun
School: National University of Defense Science and Technology
Course: Computer Science and Technology
Keywords: Floating-point multiply-add fusion Block multiplication Leading a prediction Priority encoding tree Test set
CLC: TP332.2
Type: Master's thesis
Year: 2007
Downloads: 70
Quote: 1
Read: Download Dissertation

Abstract


Fusion MAF (Floating-Point Multiply-Add Fused) floating-point multiply-add floating-point multiplication and addition is seen as an integral operation , the intermediate result is not rounded to improve the accuracy and throughput of the floating-point calculations . The high-precision floating-point multiply-add integration has become the focus of research with independent intellectual property rights of high-precision floating-point multiply-add integration of components has important significance in promoting the study of China 's high-performance processor . This article studies the architecture and the design method of the multiply-add floating-point integration of components , designed and implemented a 128-bit high - precision floating-point multiply-add components , the main work and results include: 1 . Proposed a 128-bit floating point fusion multiply-add architecture . 5 stops flowing structure ; using block multiplication and addition , to ensure that the floating-point multiply-add operations throughput and reduce the length of the critical path , and improve computing speed ; improved 4:2 binary storage part of the sum-of- adder CSA (Carry SaveAdder) tree structure , reducing the logical progression of the CSA tree structure . 2 . 128 three input leading predictive architecture was designed and implemented . Compares the two input DT leading forecasts and input leading to prediction algorithm , provides a theoretical basis for architecture exploration ; modular priority coding tree , three input leading predictive architecture , leading than traditional two input DT To reduce the forecast area approximately 31% of the critical path delay reduced by 26% . 3 Fusion 128 -bit floating point multiply-add test set generation method . According to the IEEE-754 \\ 854 standard , in accordance with the data calculated characteristics of the input test stimulus data is divided into nine equivalence class targeted artificial selection , as well as randomly generated input stimulus data assurance testing coverage , reduce test vectors , accelerate the validation speed . Based on the test set , 128-bit floating-point integration of components multiply-add logic simulation and FPGA emulation . On 128 floating - point arithmetic unit design using Verilog language synthesizable RTL level code using Design Compiler logic synthesis under in smic0.13 micron process , the frequency up to 202MHz , the critical path delay 4.93ns area of ??approximately 119,000 door.

Related Dissertations

  1. The Research of the Fault Detection and the Testability of Mixed-signal Circuits,TN407
  2. Research on IPSec Protocol Testing Technology and ESP Protocol Conformance Test Suite Implementation,TP393.04
  3. The Analysis of System and the Realization of Main Control Software in TD-LTE Terminal Test SET,TN929.5
  4. The Research of Auto-controlling Tired Test Set for Automatic Volume Line Installment,TH873.3
  5. IKE protocol robustness testing technology research,TP393.04
  6. Research on the Test Suite Generation for Security Protocol,TP393.08
  7. Testable Design and Testing for the OR-Coincidence Logic System,TN791
  8. RTL description of a combinational circuit automatic test generation technology research,TN706
  9. Research on the Technology of Data Link Interoperability Test,TP399-CB
  10. Genetic algorithms in VLSI design automation,TN402
  11. Study on a Test-suite Reduction Models with Fault Severity Levels and Its Application,TP311.52
  12. Research on Algorithms of Test Pattern Generation for Digital Integrated Circuits,TN431.2
  13. Research on Topics of Bioinformatics Employing Ensemble Learning Algorithm,Q811.4
  14. Application of Computational Chemistry in Research of Antitumor Drug and Prediction of Atomization Energies,TQ460.1
  15. Research on Fault Diagnosis of Mixed-signal Circuits Based on DES Theory,TN707
  16. Research on Test Methods of Mixed-signal Circuits Based on the DES Theory,TN707
  17. Designing and Researching the Method to Produce Test Case Set of k-n Software System,TP311.52
  18. Four yuan of linear codes,O157.4
  19. DSP Development on Base-band Downlink Module of TD-SCDMA Terminal Test Set,TN98
  20. The Research and Implementation on the Main Control Software UI of the TD-SCDMA Test Set,TN98;TP311.52

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Electronic digital computer (not a continuous role in computer ) > Arithmetic unit and the controller (CPU) > Arithmetic unit
© 2012 www.DissertationTopic.Net  Mobile