Dissertation > Excellent graduate degree dissertation topics show

Research and Implementation for the Key Technologies of RAM Grid

Author: XieJianCong
Tutor: XiaoZuo
School: National University of Defense Science and Technology
Course: Computer Science and Technology
Keywords: Memory grid Memory resource sharing Data-intensive Random disk access Function intercepted
CLC: TP333.1
Type: Master's thesis
Year: 2007
Downloads: 30
Quote: 0
Read: Download Dissertation


With the development of computer technology , the CPU and the system main memory performance has been greatly improved. IO device development is lagging behind , however , the disk performance is becoming a bottleneck affecting the overall performance of the computer . Has frequent random disk IO data -intensive applications , such as web servers and database systems , the huge disk access delays will seriously affect application performance . IO performance in order to improve the system , our group proposed in previous studies based on the concept of memory grid , the performance of memory - intensive applications to solve the problem provides theoretical support for the sharing and use of memory resources in the Internet . However , how to verify the correctness of the theory of memory grid , the memory grid method how to prove beneficial for the overall performance of the system , we must rely on the practice to be described . In this paper, the existing memory grid system theory, its key technologies , and memory grid system prototype realization . In order to be able to make the system during operation in a \scalability , this paper presents a dynamic program execution based on function intercepted flow modification method , the method can be modified during the execution of the system function does not modify the source code of the operating system ; effective organization and management in order to be able to cache data In this paper, a cache resources based on Hash chain and LRU chain organization and management methods , the method so that the system can quickly find and replace data block ; enables data updates do not affect system performance , this paper proposes the use of kernel thread data cache asynchronous write , the method can make the system during data update performance impact is minimized. The test results indicate that , for a lot of disk random access memory grid can effectively improve the overall system performance .

Related Dissertations

  1. Parallel computing for data-intensive reconfigurable linear array processor architecture design,TP332
  2. Research on Memory Resource Sharing in Cloud Computing Environment,TP333
  3. Research on Erasure Coding Based Fault-Tolerant Storage Technology for Data Intensive Super Computing,TP302.8
  4. The Research on Task Scheduling Model in Data-intensive Super Computing,TP311.52
  5. Data grid environment data transmission and caching technology research and implementation,TP393.02
  6. SVM-based classification of coal and gas outburst prediction model,TD713
  7. Light grid resource scheduling and fault-tolerant mechanisms,TN929.1
  8. LSH-based Similarity Search of Web Data,TP311.13
  9. Research on Memory Resource Sharing in Virtual Computing Environment,TP393.09
  10. Low Power SRAM Design Based on Data Retention Voltage (DRV) Scheme,TP333
  11. Research and Circuit Imp. of SRAM Soft-Error Detection and Correction,TP333.8
  12. Stability of the SRAM Cells for Deep Sub-micron Technologies,TP333
  13. Energy-Efficient Computing for Storage Sub-system,TP333
  14. Research on the Storage of Condensed Cube Based on Flash Memory,TP333
  15. Design and Implementation of Distributed Video Storage System,TP333
  16. Research of Testing Methods and Set-up for Phase Change Random Access Memory,TP333
  17. Design of the EEPROM Trimming Circuit for the Integrated ATCXO,TP333
  18. The Circuit Design and Implementation of the Sense Amplifier in Nano-Crystal Memory,TP333
  19. High-Reliability Distributed iSCSI Storage System Based on Double-Stage RAID,TP333
  20. Storage System Design in Solid State Disk Based PCI Express Interface,TP333
  21. A Cache Scheme for Improving Random Write Performance in SSD,TP333

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Electronic digital computer (not a continuous role in computer ) > Memory > In the internal memory (main memory ) General
© 2012 www.DissertationTopic.Net  Mobile