Dissertation > Excellent graduate degree dissertation topics show

Modified Algorithm of Hard Decision Decoding and FPGA Realization for TPC

Author: ZhangWeiWei
Tutor: ZhongZhi
School: Harbin Engineering University
Course: Optical Engineering
Keywords: Turbo product code Extended-Hamming code hard decision decoding algorithm FPGA
CLC: TN911.2
Type: Master's thesis
Year: 2010
Downloads: 51
Quote: 1
Read: Download Dissertation

Abstract


The channel coding is an important component in optical fiber communication systems. As a new type error correcting code of forward error correction (FEC) technology, Turbo product codes (TPC) has good capability of error correction which is close to the Shannon limit.And TPC has become a hot topic in the channel coding area.Up to now, most researches for TPC are mostly based on soft input and soft output (SISO) decoding. But comparing with SISO decoding, hard input and hard output (HIHO) decoding has the advantages of low complexity, simple structure, easy realization and rapid decoding speed.The thesis takes Extended Hamming codes as component codes of TPC. In order to avoid the problem of unsatisfactory decoding performance of conventional TPC hard decision decoding algorithm, two modified schemes based on conventional CHDD algorithm are proposed.To the issue of a high bit error rate (BER), a modified hard decision decoding algorithm is proposed according to the feature that some error symbols can be detected without being corrected by CHDD. The algorithm based on multiple iteration steps of CHDD algorithm can correct the wrong symbols by detecting them, estimating the total number, constructing the candidate sequences and then selecting the optimum sequence among the candidates. The simulation results indicate that with a BER of 10-5 the modified algorithm can enhance a 0.9dB gain comparing with the conventional algorithm, while decoding complexity is relatively increased.To the issue of a high wrong frame rate with a low signal to noise ratio (SNR) of the CHDD algorithm, another modified algorithm is proposed according to the point that during the CHDD decoding the column-row and the row-column is possible different. The simulation results indicate that with a 1dB-4dB SNR the modified algorithm can reduce 30% wrong frames comparing with the conventional algorithm, while the performance is better than TPC decoder chip of AHA.Finally, the total design based on FPGA of encoder and decoder is accomplished. And the decoder has been realized by the second modified algorithm. The system mainly designs encoder, decoder, selector, serial-to-parallel module and synchronization module. The simulation shows that the TPC decoder can complete within 440us under a 1 MHz clock.

Related Dissertations

  1. Research on Electromagnetic Acoustic Transducer Detection System Based on FPGA,TH878.2
  2. Study on Drive and Control System of Five-Phase PMSM Based on FPGA,TM341
  3. Development of LXI Arbitrary Waveform Generator,TM935
  4. Design of Digital Predistorter for RF Power Amplifier Based on FPGA,TN722.75
  5. Synchronization and Channel Estimation Algorithm in Bursted OFDM System and Its Implementation on FPGA,TN919.3
  6. Performance Analysis of Anti-Multipath Capability in DSSS System and Study on the Compensation Methods,TN914.42
  7. Optimizing and Realising Research on Vedio Compression in TV Guidance System,TN919.81
  8. The Research of Decoding Algorithm for Statistical Machine Tranlation,TP391.2
  9. Multi-mode signal modulation and demodulation of project realization recognition,TN915.05
  10. The Study of Implementation Technology of Time Synchronization for Packet Transport Networks,TN915.09
  11. NCUC-Bus fieldbus technology research and implementation,TP273.5
  12. Research on Key Technologies in DVB-T2 and Design of Some Modules,TN949.197
  13. Image compression network terminal design,TP391.41
  14. Infrared detection system its key technologies,TN215
  15. Research and Hardware Simulation of Multiuser Spread Spectrum Code Acquisition Based on FPGA,TN914.42
  16. Ethernet high frame measuring camera design and implementation,TP391.41
  17. Based on DSP and FPGA fabric inspection machine image processing system design,TP391.41
  18. LDPC codes and decoding algorithms and hardware implementations,TN911.22
  19. FPGA DSP for GPS -based digital IF signal source design,TN741
  20. Millimeter-wave radar frequency step frequency synthesizer design,TN958
  21. Digital Control System shadowgraph,TH74

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Communicate > Communication theory > Information Theory
© 2012 www.DissertationTopic.Net  Mobile