Dissertation > Excellent graduate degree dissertation topics show

Design and Implementation of High Speed MPSK/MQAM Signal Demodulation Algorithm Based on FPGA

Author: DongZheng
Tutor: GeLinDong
School: PLA Information Engineering University
Course: Signal and Information Processing
Keywords: High Speed Demodulator DDC Multiphase Filter Sampling Rate Conversion Fractionally-spaced Blind Equalization FPGA
CLC: TN911.3
Type: Master's thesis
Year: 2009
Downloads: 132
Quote: 1
Read: Download Dissertation

Abstract


This thesis focuses on the design and implementation of real-time demodulation of high-speed MPSK/MQAM signals based on FPGA including digital down-conversion, re-sampling, fractionally-spaced equalization and synchronization etc. The work finished in this paper is a part of the overall task targeting at a key project undertaken by our laboratory.The main work and achievements of this paper are summarized as follows:1. According to the features of high speed signal and the requirements of FPGA implementation, the demodulation algorithms of high speed signal is designed and implemented, which mainly contains the design of hign speed digital down-conversion and synchronization.2. A kind of NCO structure for digital down conversion based on the combination of multiplier and looking-table is implemented which uses less multipliers and memory, thus can save a lot of resources of FPGA. A five-stage CIC filter with high decimation factor is used which uses less logical resources while obtains better decimation-filtering effect. A FIR filter based on distributing algorithm is used for high-speed filtering without the use of multipliers.3. In order to cope with the very high data stream after interpolation, a high-speed resampling method based on multi-phase structure is proposed, which can greatly reduce the throughput after interpolation, thus is much easier to implement. Due to direct decimation after multiphase interpolation, the structure can be simplified to only contain a FIR filter plus a simple scheduling control unit.4. A new modified fractionally-spaced blind equalizer is proposed, which uses a timing algorithm to replace the pure decimator unit contained in conventional structure. As a result the new algorithm possesses both equalization and timing correction functions.The inversing filter in the front of the synchronizing algorithm can prevent the algorithm from the channel aberration.In order to achieve better equalization,the CMA and dual-mode algorithms are used for MPSK and MQAM signals respectively.5. In consideration of limited FPGA resources, Gardner PLL-based timing and carrier synchronization algorithm based on decision making are adopted and implemented. Both of which are simple and suitable for FPGA implementation. A decision-aided algorithm is implemented for carrier synchronization, which can meet the basic need of carrier tracking while requiring less resources. Classical AGC structure with lager dynamic range is adopted. Both quick-adjustment and high accuracy are achieved for two different processing units respectively.Finally, all the above functional algorithms are incorporated into a whole system which is optimized in terms of resources, speed and accuracy. A comprehensive debugging is completed. Test results targeting at both signals generated by the E82670 signal generator and real satellite signals available in the laboratory are provided,which have proved the feasibility and performance improvements of the real-time demodulation system for high-speed signals.

Related Dissertations

  1. Research on Electromagnetic Acoustic Transducer Detection System Based on FPGA,TH878.2
  2. Study on Drive and Control System of Five-Phase PMSM Based on FPGA,TM341
  3. Development of LXI Arbitrary Waveform Generator,TM935
  4. Design of Digital Predistorter for RF Power Amplifier Based on FPGA,TN722.75
  5. Synchronization and Channel Estimation Algorithm in Bursted OFDM System and Its Implementation on FPGA,TN919.3
  6. Performance Analysis of Anti-Multipath Capability in DSSS System and Study on the Compensation Methods,TN914.42
  7. Optimizing and Realising Research on Vedio Compression in TV Guidance System,TN919.81
  8. Research and Hardware Simulation of Multiuser Spread Spectrum Code Acquisition Based on FPGA,TN914.42
  9. Research on Basic Algorithms of Digital Image Processing and Implementation with FPGA,TP391.41
  10. Research of High Speed Image Pre-processing System Based on FPGA,TP391.41
  11. Design of High-Speed Digital Image Acquisition and Interface Based on FPGA,TP274.2
  12. Development of Inductance Sensor Data Acquisition System Based on FPGA,TP274.2
  13. Development of Serial Bus Analyzer Based on Nios,TP274
  14. Development of PMC High-speed Data Transmission Board Design Based on FPGA-RocketIO_X,TP274.2
  15. Development of Pxibus High Performance Digital I/O Module,TP274
  16. Development of LXI Counter,TP274
  17. A High-Speed and Real-Time Data Acquisition System Based on FPGA,TP274.2
  18. Design of GPS Information Receiving System Based on Nios Ⅱ,TN967.1
  19. Temperature and pressure explosives temperature field memory test technology,TQ560.7
  20. Erbium-doped fiber amplifier pump laser drive source research applications,TN248
  21. Remote FPGA system design and implementation of security upgrades,TP309

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Communicate > Communication theory > Modulation theory
© 2012 www.DissertationTopic.Net  Mobile