Dissertation > Excellent graduate degree dissertation topics show

The Application of HDLC Frame Transceiver in TDM/Ethernet Interface Circuit

Author: JiaHui
Tutor: LuoBin
School: Southwest Jiaotong University
Course: Communication and Information System
Keywords: HDLC frames transceiver Top-down Design Timing Simulation TDM/Ethernetinterface circuit Frame Rate Converter
CLC: TN859
Type: Master's thesis
Year: 2013
Downloads: 8
Quote: 0
Read: Download Dissertation

Abstract


The HDLC is a bit-oriented link control procedure which is worked on data-link layer. It is widely used in kinds of industrial control applications. In this paper, based on the background of TDM/Ethernet interface circuit and researching of HDLC standards and contents, a kind of HDLC frames transceiver based on FPGA is designed and used in the TDM/Ethernet interface circuit.Firstly, on the basis of a detailed analysis of HDLC frame format, the feasibility of implementation of HDLC protocol is discussed. Compared with several commonly used implementation methods and summarize their respective features in order to explain the advantages of FPGA method. With the top-down design idea, the system is divided into several big modules and the big modules are further divided into single function parts to reduce system complexity.It is also beneficial to modify and integrate the system.Secondly, based on the software Quartus II of company Altera and hardware description language, implementation process of each module is introduced in detail and the flow chart of main modules are given. In the design and implementation of the transmitter, zero-insert module and crc-check module,send-cash module are mainly introduced, what’s more, the design of transmitter state machine is also Described and the detail state transition diagram is given. In the design and implementation of the receiver, zero-remove module and flag-processing module are mainly introduced. Moreover, the logic circuit diagram and timing simulation results of the system is illustrated and analysed to prove the correctness of the design.Thirdly, the HDLC frames transceiver is used in the TDM/Ethernet interface circuit after simplifying and modifying. On the basis of searching material and analyzing requirement, a method of TDM/Ethernet interface circuit based on FPGA is designed. The core of the design is the speed conversion from Ethernet frame data to one channel E1.In the sending process, the Ethernet frame data should be captured by the MⅡ interface of the PHY chip and cashed in a FIFO after a change of4/8.Then frame the data by HDLC protocol and saved them in the external SRAM, at last the data should be sent serially and a pause frame should be sent to the sending end in order to control the speed when the number of HDLC frame is equal to certain amount. The receiving of data is a reverse process of sending process. In the receiving direction, data speed changes from low to high so that the data-cash problem dose not exist.The timing control is the only thing which is needed to pay attention to in order to meet the demand of PHY chip. Finally, download the entire design to the circuit and test the function of it. The test result is illustrated and the working of the circuit is proved normal.

Related Dissertations

  1. High-speed interconnect signal integrity studies,TN41
  2. Research on the Parameterized Dsgign of Air Nailer Based on Top-Down Technology,TP391.72
  3. Study on the dynamic characteristics of hydraulic excavator working device,TU621
  4. Signal Timing Optimization at a Saturated Intersection Based on Cell Transmission Model,U491.54
  5. Research and Application on Top-down Technology in High-speed Carbody Design,TP391.72
  6. The Development of High-Speed Train Bogie Variant Design System Based on TBS,U270.33
  7. Research of Modular Technology on Car Body Rapid Design System,TP391.72
  8. Top-down Design of Jaw Crusher and Eccentric Shaft Analysis and Processing,TD451
  9. Design of The Complete Machine of Jaw Crusher Based on Laboratory Coarse Crushing,TD451
  10. FPGA-based Precision Time - digital converter circuit,TN792
  11. Research on Framework and Method for Collaborative Top-down Product Design,TP391.72
  12. The Top-Down Design of LDO/Charge Pump Mode Automatically Switch Power Management IC Using Verilog-A,TN432
  13. Product Top-down Design Based on Parametric Technology,TB472
  14. The Design of I2C Bus Controller Based on FPGA,TM571
  15. Digital Model and Simulation of the Diesel Engine for Assembly,TK42
  16. PCI bus interface Research and Implementation,TP336
  17. Instruction Cache RISC processor design and its optimization,TP332
  18. Design and Implementation sixty-four floating-point multiply-add,TP332
  19. Based on the PCI bus control sub-assembly test system hardware developed,TP274.4
  20. Reliability Worth Evaluation of Complex Distribution Systems,TM732

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Radio equipment,telecommunications equipment > Receiver equipment, radio Radio > Other
© 2012 www.DissertationTopic.Net  Mobile