Dissertation > Excellent graduate degree dissertation topics show
Full Custom Design and Realization of Static Random Access Memory IP Core
Author: ZhangWei
Tutor: HuJin; JiangAiGuo
School: Hunan University
Course: IC Engineering
Keywords: Static Random Access Memory System on a chip Full Custom Design Amplifier Current Mode
CLC: TP333
Type: Master's thesis
Year: 2012
Downloads: 12
Quote: 0
Read: Download Dissertation
Abstract
|
With the development of SOC design method based on IP core, the need of reconfigurable IP core increases. Because of SRAM with low power characteristic, Static Random Access Memory is the most common and important memory component in CPU and other electronic products. At present, SRAM complier can generate different capacity SRAM conveniently and quickly, but its performance can’t reach high-speed and low-power goal in high performance microprocessor. So, it is significant to design a low power and high speed SRAM by full custom design. For reducing design cost, the designed circuit module with reconfigurable characteristic is necessary.The proposed16Kb SRAM IP core with reconfigurable input and output data bitwidth is implemented in0.5μm CMOS process. The tructure design, circuit design, layout design, BIST design and IP modelingof IP core are finished, in the same time, the chip after taping out is verified. This SRAM with proposed reconfigurable decoder structure can input and output64bits and128bits data width without changing the design. The design idea guide complier design. Besides, this paper researches on low power the design method of SRAM complier which is based on H-tree structure and optimized a kind of current mode amplifier, its power consumption is only60%of Latch structure amplifier’s.In typical case that the work power supply is5V, the delay of writing data in SRAM is less than1.85ns and the delay of reading data is less than1.98ns. Under the condition of500MHz clock frequency, the average power consumption is39.55MW. Comparing with the SRAM generated by the memory compiler in the same process, the designed SRAM’s average power consumption reduces by12%, and the access time reduces by19%.
|
Related Dissertations
- Research and Improvement of Multi-Level Modulation Self-Adaptive Digital Predistortion Algorithm,TN722.75
- Design of Digital Predistorter for RF Power Amplifier Based on FPGA,TN722.75
- Development of Pxibus High Performance Digital I/O Module,TP274
- Research of Acoustic Signal Acquisition System Based on DSP,TP274.2
- Research on Power Supply of Contactless Power Transfer System,TM46
- Erbium-doped fiber amplifier pump laser drive source research applications,TN248
- The Design of a BiCMOS Wide Gain Range Variable Gain Amplifier,TN722
- Low Power SRAM Design Based on Data Retention Voltage (DRV) Scheme,TP333
- Research on the Technology of Reuse Wavelengths in WDM-PON System,TN929.1
- Research on the Static Resistance Strain Gauge of Mining Roof Bolt,TD353.6
- Design and Implementation of GPS Receiver Circuit,TN851
- Design of RF Power for RF-excited CO2 Laser,TN248.22
- Passive optical network upgrade and re- modulated upstream research,TN929.1
- Research and Design of SEU immunity of SRAM -based FPGA test system,TN791
- Suitable for medium-sized LCDs LED backlight driver circuit design,TN312.8
- The Study and Design of White LED Driver Based on DC-DC Technology,TN312.8
- The Design of the GPS Intermediate Frequency Data Acquisition and Network Transmission Based on FPGA,TN967.1
- SOC Design for Frequency Conversion Control Chip,TM921.51
- A Security SRAM Against Data Remanence Attack with Full Custom Design,TP333.8
- Deep-submicron FPGA interconnect against soft errors,TN407
- TFT-LCD source driver chip in the key research and design of analog modules,TN873.93
CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Electronic digital computer (not a continuous role in computer ) > Memory
© 2012 www.DissertationTopic.Net Mobile
|