Dissertation > Excellent graduate degree dissertation topics show

A Power Model Combined of Architectural Level and Gate Level for Multicore Processors

Author: HuZuo
Tutor: PengManMan
School: Hunan University
Course: Computer Science and Technology
Keywords: Chip Multiprocessor Power Estimation Architecture-level Gate-level
CLC: TP332
Type: Master's thesis
Year: 2013
Downloads: 1
Quote: 0
Read: Download Dissertation

Abstract


Power estimations are the basis of power optimizations. Recently, powerdissipation has become possibly the most critical design constraint of modern andfuture processors, which highlights the role of power estimations in processor design.Single-core processor era has passed; chip multiprocessors inexorably become themainstream processors. How to establish an accurate power model for chipmultiprocessors becomes a hot topic in current academic research.According to the different design phases of chips, estimation methods of overallpower consumption is divided into four categories. Due to their distinctive features,architecture-level and gate-level power estimation methods get the most attention.However, as the transformation of processor design method and the progress of themanufacturing process, architecture-level power estimation methods have been unableto accurately estimate the power of processors. And gate-level power estimationmethods cannot make timely evaluation for power in design flow early due to the needof specific circuit information. For these shortcomings, a power estimation methodcombined of architecture-level and gate-level for multicore processors is proposed inthis paper. The method not only inherits the speed of the architecture-level powerestimation method, but also improves its accuracy. At the meantime, it has someflexibility. Specific research is as follows:First of all, multi-core processors are divided at the circuit level and architecturallevel, respectively. Circuit-level division is based on the power characteristics ofcircuits, and for each type to choose appropriate power estimation method.Architecture-level division is base on the function of blocks, and each block ismapped to one of these circuit types.Then, the power of blocks which are suitable for using gate-level powerestimation methods are calculated in accordance with the integrated circuit designprocess. The process starts from the design of RTL codes of blocks, and includessynthesis, placement, routing and power analysis. After done these steps, gate-levelpower is got. The architectural parameters and structure design of blocks are takeninto consideration in the design of their RTL codes, making it covers all of structuresof each block as far as possible. And these power numbers are made in the form of alookup table.Finally, McPAT which is an architectural level power simulator is modified to integrate the power lookup table; Gem5which is a performance simulator is modifiedto record the run time statistics.Experimental results show that compared with the architectural level powersimulator, our power estimation method can more accurately assess the powerconsumption.

Related Dissertations

  1. Estimating and Monitoring Simulation Research on Power Consumption of Micro-electronic System,TN407
  2. Spatio-Temporal Data Prefetching,TP333
  3. Verilog gate-level netlist parser,TN02
  4. Automatic Power Analysis of the Transformation from Floating-point to Fixed-point for Fpga-based Digital Signal Processing Systems,TP368.1
  5. Embedded TCP/IP Stack Realization and ASIC Front-end Design,TP393.04
  6. Design and Application of Generic FIFO,TP333
  7. The Research on the Key Technology of Network Data Processing Based on Niosâ…ˇ,TP393.05
  8. Methodologies for SOC Hw/sw Verification and FPGA Testing,TN791
  9. Communications in Networks-on-Chip,TN47
  10. Research of Low Power Methodology for Real Time Reconfiguration of Resources in FPGA,TN791
  11. Study of Vibration Sensors Placing in the Estimations of Structural Acoustic Radiation,TB532
  12. Study on the Single Point Mooring of Ocean Buoy in Deep Ocean,P715.2
  13. Research on Power Optimization of Cache Architecture Design,TP332
  14. Power Supply System Modeling Analysis and Process Indexes Prediction for Silicon-manganese Submerged Arc Furnace,TF083
  15. Analysis of Cache Misses in Chip Multiprocessor Using Simics,TP332
  16. Design and Implementation of Multi-Processor System Based on Net on Chip Architecture,TN47
  17. Research on Cooperative Cache Within Virtual Machines Based on Multiprocessor Platform,TP332
  18. Simulation of Cache on Chip Multiprocessor,TP332
  19. Low Power Back-End Research for a Speech SoC Chip,TN47
  20. On-Chip Cache Management with Performance Monitoring Hardware Support,TP333

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Electronic digital computer (not a continuous role in computer ) > Arithmetic unit and the controller (CPU)
© 2012 www.DissertationTopic.Net  Mobile