Dissertation > Excellent graduate degree dissertation topics show

Implementation and Optimization of AVS Decoder on PC Platform

Author: ZhaoShouYuan
Tutor: ZhangGang
School: Taiyuan University of Technology
Course: Signal and Information Processing
Keywords: AVS SIMD Decoder Interframe decoding Real-time decoding
CLC: TN764
Type: Master's thesis
Year: 2011
Downloads: 29
Quote: 1
Read: Download Dissertation

Abstract


AVS (IT advanced audio and video coding standard) is China's first audio and video codec standard, but also the basic standards of the audio and video industry in China, with independent intellectual property rights. AVS codec standard compression rate, error recovery ability, wide application and can be widely used in television broadcasting, digital storage media, network streaming and multimedia communications. MMXTM (multimedia-enhanced instruction set) is the extension of the Intel Corporation for Intel architecture (IA) instruction set, the technology in parallel processing of multiple data unit, using the Single Instruction Multiple Data (SIMD) technology. SSE2 is based on the 128-bit registers of the instruction sets, contains a the SSE portion and MMX portion and downwardly compatible MMX. Both used in AVS codec procedure can greatly improve the processing capability of the image data, thereby improving the AVS decoding image decoding rate on the PC. AVS decoder involving our own intellectual property rights, and generally made ASIC (STB) or on a high-speed DSP. Outstanding player at home and abroad on the PC platform STORM or MPLAYER AVS format is not yet supported. AVS reference software code efficiency is low, only a theoretical analysis of the value, and can not meet the requirements of real-time decoding on the PC platform. Around AVS decoding algorithm on a PC, realization and optimization, the subject main research content and to achieve the following results: 1 video compression standard status quo introduction analyzes the technical details of the AVS standard, including bitstream structure, the decoding process and technical comparison with H.264. With mainstream AVS decoder advantage, focus on key technologies and features of the I-frames and P-frames (P-frames only involves frame mode) decoding. AVS decoding standard design the decoding framework program and to achieve the overall code, do the test and the new decoder performance comparison with the reference software, the new decoder pure C code to achieve real-time decoding of CIF format image. The new decoder block details on the improvements in the algorithm, to draw on the common C code program optimization ideas to their C level optimization, which will be the new decoder decoding speed to a new level. Detailed study the SIMD MMXTM [5] and SSE2 technology programming elements the new decoder consuming module, the use of SIMD instructions, wherein the inverse transform, filtering, sub-pixel interpolation and motion compensation module optimized. Carried out to optimize the results of the tests show that under the premise of using SIMD technology without changing the image quality D1 real-time image format decoding. Last conducted a comprehensive summary and outlook, and pointed out the direction for further research and improvement.

Related Dissertations

  1. The Optimization of AVS Video Decoder on the PC Platform and Improvement of Field Decoding,TN919.81
  2. High Efficiency 3D Video Representation and Coding,TN919.81
  3. Research on WiMAX Channel Codec Technology Based on Virtual Radio,TN911.22
  4. Research of Multimedia Enhancement Unit in the Embedded Processor,TP332
  5. Convolutional code decoding algorithm and its FPGA implementation,TN791
  6. Embedded video decoder motion compensation process data layout optimization,TN919.81
  7. LDPC code decoding algorithm research and implementation,TN911.22
  8. Design and Implementation of the Instruction Fetch Unit and Multiple Instruction Flows Extension in the YHFT-Matrix DSP,TP368.1
  9. Study on high - performance low-power multi-core processors,TP332
  10. Reconfigurable Design of LDPC Decoder,TN911.22
  11. Reed-Solomon decoder implementation study,TN762
  12. Automatic Generation and Optimization of Data Permutation Instructions for SIMD Devices,TP332
  13. Hardware Design of Deblocking Loop Filter in AVS Video Decoder,TN919.81
  14. The Research of AVS Audio Encoding Algorithm,TN911.21
  15. Research of Digital Audio Stream Analysis System,TN911.7
  16. The Hardware Design and Verification of Intra Prediction of AVS Decoding Algorithm,TN919.81
  17. Research of Key Technology Based on IP Camera,TN919.81
  18. Study on the Key Algorithms of AVS Video Coding,TN919.81
  19. The Study of QOS Key Technologies in Real-time Application Based on AVS and ISMA Framework,TN919.85
  20. Research on Key Techniques of Multiplex Algorithm and RTP Protocol Based on AVS in CMMB System,TN943
  21. Research and ASIC Implementation of the H264&AVS HD Video Decode Chip,TN492

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Basic electronic circuits > Modulation technique and the modulator,demodulator and the demodulator > Decoder
© 2012 www.DissertationTopic.Net  Mobile