Dissertation > Excellent graduate degree dissertation topics show

Network on Chip reliable packet transmission algorithm

Author: SunYanBin
Tutor: ChenXueSheng
School: Central South University
Course: Basic mathematics
Keywords: Network on Chip Fault-tolerant algorithms Transient faults Reliable packet transmission algorithm
CLC: TN47
Type: Master's thesis
Year: 2011
Downloads: 25
Quote: 0
Read: Download Dissertation

Abstract


Network on chip (NOC) is an alternative to traditional on-chip bus communication architecture for system-on -chip communication component to solve the growing number of problems arising from a series of possible options . On-chip networks related research, reliability is a problem which must be studied , especially the increase in interference that transient faults occur more frequently transient fault tolerant network on chip -chip network has become a new hotspot . In this paper, network on chip transient fault tolerance issues related areas in the analysis of the existing situation and comparing network on chip transient fault tolerant algorithm and its advantages and disadvantages based on the on-chip network transient fault tolerant algorithms delay , power consumption balancing problem is studied and to propose a new reliable packet -based transmission error detection algorithm . On-chip network latency and power consumption are usually the shift, only possible to achieve balance, and request retransmission algorithm class low power consumption chip system more in line with the needs of development . Locality principle been widely used on the computer , although transient faults network on chip has a great chance, but the network 's normal status and error status also reflects a certain locality. In this paper, the principle of locality for reliable packet transmission protocol made ??improvements proposed based on reliable packet transmission error detection algorithm , the sender by the receiver to detect the status of the feedback network error conditions obtained and promptly set to send packets to modify to adjust the size of the buffer utilization effect. The algorithm in the network is the case of transient errors can be more effectively reduce the network delay , and in the network under normal circumstances , can be revised set of transmission status of packets , reduce redundant data packets in the network , to reduce power consumption purposes. Theoretical analysis and NS-2 simulation results show that the algorithm is compared with the reliable packet transmission protocol with lower latency , and low-latency reliable packet transmission algorithm has lower power consumption compared to the amount of two algorithms is an effective to compromise , while providing a high reliability.

Related Dissertations

  1. Error Control Scheme for High Performance Network-on-Chip Routing,TN47
  2. Research on Hop-by-hop Fault Tolerant Mechanism for Soft Error and Task Mapping for Reliability in NOC,TP302.8
  3. Study of Fault Tolerance Method Based on Redundancy Transmission for Network on Chip Soft Error,TP302.8
  4. Study on high - performance low-power multi-core processors,TP332
  5. Research and Application for the Grating Subdividing of Moire Fringes Based on the Neural Network,TP274
  6. Research of Communication Protocol and QoS Guarantee Mechanism of Network on Chip,TN47
  7. Research on Mapping and Routing Path Allocation Problems of Network-on-Chip,TN47
  8. Research of Low-Power Router Structure in Network-on-Chip,TN47
  9. The Research of Topology in Network on Chip,TN47
  10. Study of Topology and Design of Switch in Network on Chip,TN47
  11. Research of High-Performance Router Structure in Network on Chip,TN47
  12. Research on Reliability of On-chip Router and Its Fault-tolerant Design,TN47
  13. Studies on Adaptive Single-phase Auto-reclosure Based on Wavelet Energy Spectrum Algorithm for EHV Transmission Lines,TM762
  14. Research on Network Coding Application,TP393.02
  15. Researchs on Fault-tolerant Routing Algorithms in Network on Chip (NOC),TN47
  16. Research of Quality of Service Mechanism in Network-on-Chip,TN47
  17. The Research of Topology in Network on Chip,TN47
  18. Study and Implementation of a Simulation System for Communication Scheduling on NetWorks on Chips,TN47
  19. Investigation of an Automotive Electronic Control Network Based on CAN-bus and Its Nodes Simulation,TP273
  20. Research on the Related Technologies of Network Processor and Its Processing Unit,TP393.05

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Microelectronics, integrated circuit (IC) > LSI,ultra LSI
© 2012 www.DissertationTopic.Net  Mobile