Dissertation > Excellent graduate degree dissertation topics show

Research and design of high-performance clock driver circuit

Author: LiaoHaoQin
Tutor: XuJun；LiYunChu
School: Fudan University
Course: IC Engineering
Keywords: duty cycle corrector crossing-point corrector low noise clock driver high performance clock driver
CLC: TN79
Type: Master's thesis
Year: 2011
Downloads: 57
Quote: 0
Read: Download Dissertation

Abstract


As sampling speeds increase, it becomes more and more important to be able to generate high performance clock. The clock signal should be low-jitter and of which the duty cycle and crossing-point need to be controllable. These demands are more and more critical in double data rate (DDR) systems, including the DDR-SDRAM, Timing-interleaved ADC, differential-quad switching DAC, etc. Traditionally, clock driver designers only considered the duty cycle of clock signals and the driver capability, but the influence of noise and the position of the crossing-points are being felt. This work covers the driver capability, clock jitter, duty cycle, and the position of the crossing-points. And this work shows how to enhance the driver capability and improve the quality of the clock signal.Based on the requirement of the whole system, the clock driver is divided into six circuit modules, including the low noise operational amplifier, duty cycle detector, duty cycle corrector, crossing-point detector, crossing-point corrector, and the inverter chain. Detail analysis has been done for every circuit module. For example, because the clock driver is a non-linear system, this work provides detail analysis on how the noise spectrum characters change in the non-linear system, and points out the source of noise in different band. Although there are two feedback loops in our clock driver design, they are irrelevant, which simplifies the design process.Circuit of clock driver was done using TSMC 0.18um technology. For a system running at 1GHz and driven with a 6% duty cycle error input (0.6Vpp), the jitter is about 35fs and the duty cycle of the output is improved to 49.94%. In addition, the crossing-point is adjustable between 81mV～1.3V.

Related Dissertations

  1. Research of Clock Deskewing and Clock Phase Optimization,TN79
  2. Built-In Self Test Research of Digital Circuit,TN79
  3. Video Surveillance System Hardware Design Based on Signal Integrity Analysis,TN79
  4. Single-phase Adiabatic Circuit,TN79
  5. Extended Compatibilities for Multiple Scan Tree Construction of Digital Circuits Test,TN79
  6. Design and Implementation of Digital Circuit System Based on Multiprocessor,TN79
  7. Physical Design of Digital Part of UHF RFID Tag Based on 0.18μm Process,TN79
  8. The Design of Boolean Logic Gates Based on DNA Computing,TN79
  9. High-Speed Digital Circuit Signal Integrity Analysis and Simulation,TN79
  10. Back-end Design of the Digital Circuit for UHF Passive RFID Tag,TN79
  11. Digital circuit high power microwave (HPM) effects of,TN79
  12. One EPC Gen2 protocol digital circuit hardware implementation, verification and testing,TN79
  13. Research on Circuits Design Method for Error Tolerance,TN79
  14. Design of Ternary Clocked Transmission Gate Adiabatic Logic Circuit,TN79
  15. Signal integrity analysis and its application in high-speed digital designs,TN79
  16. Laser gyro SINS component data acquisition circuit design and implementation,TN79
  17. The Research of Interconnected System in High-Speed Digital Circuit,TN79
  18. Low-power high performance sample- and-hold circuit Research and Design,TN79
  19. 2Gsps multifunction digital storage oscilloscope hardware systems - digital circuit design,TN79
  20. One kind of signal digitization reconfigurable platform design,TN79

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Basic electronic circuits > Digital circuits
© 2012 www.DissertationTopic.Net  Mobile