Dissertation > Excellent graduate degree dissertation topics show

Low Power Design in 10 Bit CMOS Pipliened ADC

Author: HuoZeng
Tutor: DuanMuQingZuo；YuZhongChen
School: Changchun University of Science and Technology
Course: Microelectronics and Solid State Electronics
Keywords: Pipelined analog - to - digital converter Complementary Metal Oxide Low power consumption
CLC: TN792
Type: Master's thesis
Year: 2008
Downloads: 171
Quote: 0
Read: Download Dissertation

Abstract


The integrated circuit has entered the stage of system-on- chip (SOC) . Communications, video processing , such as mixed-signal system , high-speed , low-power ADC is a crucial part . Compared with other structural characteristics of the pipeline (PipelinedArchitecture) ADC structure to achieve both high-speed and can achieve very high resolution . This design uses 0.18μm 1P6M CMOS mixed-signal production technology, 10-bit conversion accuracy , the conversion rate for the 40 MHz A / D converter . First pipelined analog - to - digital converter circuit made ??the introduction of the system , and theoretical analysis of the power consumption of the ADC suppression technology , from the structure to the low power consumption of the circuit pipelined ADC design methods and standards : 1 . SHA-Less design , reduce the number of stages of the ADC . 2 . Choose the best single-stage resolution and capacitive progressively decreasing , thereby reducing power consumption . 3 circuit core module of the op amp and comparator power optimization design . Finally, Cadence Design software to complete the 10 - bit pipelined ADC circuit design , Semiconductor Manufacturing International (SMIC) 0.18μm 1P6M CMOS model layout simulations . In the final chip testing results , the input signal is 9 MHz, sampling frequency of 40 MHz , the conversion accuracy can reach 8.7 bit effective number of bits , to meet system requirements . Power consumption of 48 mW under 1.8 V power supply voltage .

Related Dissertations

  1. Software Approach to Implement Power Optimization in Embedded Handheld Mobile Gis Device,TP311.52
  2. Research on Low Power Techniques of the Instruction Fetching Unit in Embedded Processors,TP332
  3. A High-Performance Audio ∑△ ADC in 65nm CMOS Process,TN792
  4. The Research and Design on Wireless HART Adapter,TN915.05
  5. Low-power、multi-host Interface、multi-layer Design of the LCD Controller,TN873.93
  6. The Low Power Research of Adaptive Receiver of OFDM Digital Base-band,TN851
  7. Study on Mobility Management for IPv6-based Wireless Sensor Networks,TP212.9
  8. Way-predict Based Low Power Cache Design,TP333
  9. Based on low-power embedded Linux system design and implementation of the program,TP368.1
  10. A Low Power Power Management System for Passive RFID Tag Chip,TN402
  11. Heterogeneous data -oriented low-power sensor networks TDMA protocol design and implementation,TP212.9
  12. Near threshold low-power SRAM study design,TP333
  13. Locking rail temperature monitoring node sensing unit design and implementation,TP274
  14. RTL-level and high-performance microprocessor architecture level low power design key technology research,TP332
  15. Soc - based low - power wireless temperature and humidity acquisition system,TN47
  16. Research and Design of the Intelligent Dangerous Gas Detector System,TH83
  17. AES-based security of UHF RFID tag chip research and development,TN402
  18. For low-power radio-frequency identification tag of a memory circuit,TP333
  19. Applied to the gain cell embedded dynamic random access memory adaptive dynamic refresh and write voltage adjustment programs,TP333
  20. Based on 65 -nanometer low-power design and implementation of ARM926EJS,TN402
  21. Audio low-voltage continuous-time Sigma-Delta ADC Research and Implementation,TN761

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Basic electronic circuits > Digital circuits > Digital-analog , digital to analog conversion circuit
© 2012 www.DissertationTopic.Net  Mobile