Dissertation > Excellent graduate degree dissertation topics show
A Nano-Power Low Dropout CMOS Linear Regulator
Author: GuoJianPing
Tutor: LaiXinQuan
School: Xi'an University of Electronic Science and Technology
Course: Circuits and Systems
Keywords: Nano Power LDO Linear Regulator Power Management Dual Adaptive Compensation Foldback Current Limit
CLC: TM44
Type: Master's thesis
Year: 2006
Downloads: 38
Quote: 0
Read: Download Dissertation
Abstract
|
With the popularization and rapid growth of portable electronic products, the equipments with more excellent performance and lower power consumption are required more than often. However, battery technique will not be improved recently. Chip designers are facing unprecedented pressure to improve the efficiency of battery-powered equipments and prolong the usage of battery.This paper is based on the project "Theoretical research and design of key techniques for deep-submicron mixed ASIC". A nano-power low dropout CMOS linear regulator, XD9527, is introduced. The work of this paper include definition of the specification, further analysis of the electrical characteristics, realization of sub-block circuits, layout and post-simulation of the whole chip. The static power consumption is sharply reduced due to the ultra low quiescent current, which is less than 1μA in typical condition. And the efficiency increases consequently because of the low dropout voltage and ultra low quiescent current. With the novel dual adaptive compensation technique, the system can be stable with low-cost and space-efficient ceramic capacitor, so it is very suitable to the portable design. Furthermore, the power consumption at over-load condition becomes much low due to the use of the foldback-current limit, other than traditional constant-current limit.XD9527 is based on the 0.5μm standard CMOS process and now is in the process of shuttle. The simulation has been completed under process corners, various voltages and different operating temperatures by utilizing the EDA software, such as Cadence. Hspice, etc. The results of simulation indicate that the quiescent current is 1μA in typical condition. the static power consumption of the chip about 3μW, and the dropout voltage is 140mV when load current is 100mA and all of other characteristics meet the specification too.
|
Related Dissertations
- Based on B / S structure of power costs management system is a key technology research,TP311.52
- A Low Power Power Management System for Passive RFID Tag Chip,TN402
- IEEE 802.11 wireless LAN power management strategy performance analysis and optimization,TN925.93
- Optimization for Simulation Task Scheduling on the Integrated Test Management Platform,TP391.9
- Research & Development of Portable Intelligent Sand Mold Hardness Tester,TG235
- Single-chip power management chip design,TN86
- ASIC Design of Micropower Low Noise LDO Regulator,TM44
- The Research on Administrative System Reform of Nationality High-tech Industry Development Zone,D035
- Research of WCDMA Handset Power Consumption Mechanism and Prediction Model Based on Nerual Network,TN929.53
- Design of a High-Performance BICMOS Charge-Pump Power Management Chip,TN432
- Study of Dual-wavelength Laser Treatment Instrument Control Circuit Based on Sopc,TN248
- Design and development of embedded power management,TN86
- Design and Implementation of the Handy-RSU Platform,U495
- Energy and Power autonomous underwater robot system design,TP242
- Study and Implement of Embedded System Power Management,TP368.12
- Research on System Level Low Power Technology,TP368.12
- The Research of Low Power Design Technology for Embedded System,TP368.12
- Test Research of High Performance Power Management IC,TN492
- Research on Dynamic Power Management Technology Based on Android Platform,TN86
- Study on Interactive Intelligent Power Consumption Management System Based on AMI and J2EE,TP311.52
CLC: > Industrial Technology > Electrotechnical > Transformers, converters and reactors > Stabilizer
© 2012 www.DissertationTopic.Net Mobile
|