Dissertation > Excellent graduate degree dissertation topics show

The Design and Verification of Emulation/Test Module in YHFT-DSP

Author: ZuoXunFu
Tutor: FangLiang
School: National University of Defense Science and Technology
Course: Software Engineering
Keywords: YHFT-DSP JTAG Simulation / testing components
CLC: TP368.1
Type: Master's thesis
Year: 2007
Downloads: 29
Quote: 0
Read: Download Dissertation


The digital signal processor (DSP) is a dedicated processor for digital signal processing embedded . Series \In this paper, in-depth study on the basis of the architecture YHFT-DSP combined DSP development software and testing to achieve functional , designed to achieve a compatible JTAG (Joint Test Action Group) standard simulation / test parts . Simulation / testing components is an important part of the DSP hardware . Analysis domain parts by Simulation / Test Access Port ETAP ( Emulation / Test Access Port ) , the control domain access port the CDAP ( Control Domain AccessPort ) control domain CD (Control Domain ) , AD (Analysis Domain), the storage domain MD (Memory Domain ) and the boundary-scan register BSR (Boundary Scan Register) modules . Simulation / test parts support software debugging function : hardware and software breakpoints set and canceled the instruction pipeline control , CPUcore register file and storage space , reading and writing ; support test functions : sweep in and sweep out the value of the boundary-scan register full - chip scan testing . This paper analyzes the simulation / testing components function to complete the overall structure of the design , and extended the length of the instruction register of the JTAG standard simulation command a the accurate pipeline station boundary of simulation debugging control mechanism , to write all the RTL level code , and made ??design the complete module verification and system validation . The verification results show that this function properly , normal operation , and fully meet the predetermined design goals . Simulation / test parts used in YHFT-DSP chip design . The chip has been cast film production .

Related Dissertations

  1. Design of Security SoC Based on RSA and Eflash,TN47
  2. Study of PAC System IDE with Self-owned Intellectual Property Rights,TP273
  3. I2C bus , JTAG bus power management class chip test,TN407
  4. Design of On-Chip CSoC Debugger Based on JTAG Interface,TP311.52
  5. Design and Implementation of Fault Injection Tool Target to CPU Based on JTAG,TP332
  6. Evaluation and testing of the FPGA interconnect structure design,TN791
  7. A DFT Structure Design for Baseband Chip Based on JTAG Standard,TN402
  8. The Research of How To Improve the Test Coverage by Boundary-scan Test Vendor,TP274
  9. Analysis and Implementation of Key Compilation Technologies for YHFT-DSP,TP314
  10. Design and Implementation of JTAG-Based Test Platform for Embedded System Hardware,TP368.1
  11. Research and Design of FPGA Test System,TN791
  12. Design and Implementation of the Boundary Scan master control system based on CPLD and ARM,TN407
  13. Research and Practice of system-on- chip testability,TN407
  14. The Design and Implementantion of Embedded SOC Debugger Based on M8051,TP368.1
  15. Embedded computer design for testability,TP368.11
  16. Research and Implementation of Embedded Debugging Technology,TP368.11
  17. The Design and Implementation of JTAG Debug for Embedded Multi-core Processor,TP368.11
  18. Design for DSP Embedded Debug System Based on IEEE1149.1,TP368.11
  19. Research and Design Implementation of FPGA Configration Program in Embedded System,TN791
  20. Compact JTAG Design and Verification,TN402
  21. Research and Implementation of the ARM debug system,TP368.11

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Micro-computer > A variety of micro-computer > Microprocessor
© 2012 www.DissertationTopic.Net  Mobile