Dissertation > Excellent graduate degree dissertation topics show

Research and Implementation of Memory Management in Software Transactional Memory System

Author: HuangGuoZuo
Tutor: ZhangPing
School: PLA Information Engineering University
Course: Computer Software and Theory
Keywords: multi-core processor software transacitonal memory non-blocking synchronization memory manage memory allocation garbage collection
CLC: TP333.1
Type: Master's thesis
Year: 2009
Downloads: 14
Quote: 0
Read: Download Dissertation

Abstract


Chip multi-processor improves the performance of the processor and the computer system, overcomes the development bottleneck of the traditional uniprocessor, but the difficult of progarmming affects the performance and application of the multi-core processor. Transactional memory is one of the most promising models in parallel programming for multi-core processor system, which introduces transaction mechanism to the design of parallel programs. Programmers do not need to use the traditional synchronization mechanism to coordinate the concurrent accesses of the multi-thread to shared resources. It avoids the problem of deadlocks. The implementation of transactional memory includes software transactional memory, hardware transactional memory and hybrid transactional memory on the implementation. The key techniques of the implementation of software transactional memory include the data structure organization, the detection and solution of conflicts, the concurrency control and memory management. Memory management is an important factor affecting the performance of software transactional memory system and the forward execution of threads.Therefore, this thesis studies deeply memory management technologies. It designs a non-blocking memory management scheme based on some exist memory management schemes. For the multi-threads environment, the new memory manager uses a pure private heap allocation scheme, allocates a private heap for each thread, makes use with a private manager for managing memory locations, and takes a global manager to administrate these private managers. The private manager is composed of memroy allocator, memory nursery and grabage cleaner. They independently deal with memory allocations, memroy reclamation and cleaning memory locations. It contains all memory operations. On the garbage cleaner, we modify the epoch based reclamation scheme for a shared operation and design the epoch for a transaciton. The garbage cleaner compares epochs of objects with current epochs of transactions, when a transaction is about to end. The memory nursery reclaims the memory locations after garbage objects are cleaned. This enables memory locations to reuse. In addition, a detection mechanism of threads is designed to inspect delayed threads or aborted threads, which supports the requirement of non-blocking synchronization of the memroy manager and software transactional memory system.Finally, the performance of the new memory manager is tested with six traditional programs. Results show that this new memory manager has higher performance, especially for several programs that have much more memory management operations. From the above discussion, this memory manager supports the non-blocking synchronization of software transactional memory system, and improves the performance of the system.

Related Dissertations

  1. A Cache Scheme for Improving Random Write Performance in SSD,TP333
  2. High flow conditions P2P streaming real-time behavior recognition system design and implementation,TN919.8
  3. Tile data recording disk drive technology research organization and its implementation,TP333.35
  4. Study on high - performance low-power multi-core processors,TP332
  5. A FTL Algorithm Combined with Hot Data Identifier,TP333
  6. Reed-Solomon decoder implementation study,TN762
  7. Research on Low Power Garbage Collection of Java Memory Management,TP311.10
  8. Data Similarity Analysis and Optimization Technology for MPI Programs,TP311.11
  9. Linux application memory errors automated testing,TP316.81
  10. Design and Implementation of Isomrphism Multi-core Processors Based on Niosâ…ˇ with FPGA,TP332
  11. The memory database cluster monitoring system design and applied research,TP311.13
  12. The Design and Implementation of the multi - core router dynamic memory allocator,TP393.05
  13. Intrusion prevention system based on multi-core research,TP393.08
  14. The Research and Implementation of Support and Optimization of Kylin Memory Management System for NUMA,TP315
  15. Research on Optimization for High Performance Hardware Transactional Memory in Multicore System,TP338.6
  16. The Research and Implement of Embedded System of ZXR10,TP316.2
  17. Porting & Tuning KVM in Power-Constrained Hand-Held Device,TP311.54
  18. Research on Parallel Algorithm of Cost Distance for Complex Geometric Features in Obstacle Space,P208
  19. Software Optimization and Hardware Accelerator Design on NoC-based Multi-core Processor,TN47
  20. HD Encoder System Based TilePro64,TN919.81

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Electronic digital computer (not a continuous role in computer ) > Memory > In the internal memory (main memory ) General
© 2012 www.DissertationTopic.Net  Mobile