Dissertation > Excellent graduate degree dissertation topics show

Design and implementation of Non-binary decoder of LDPC codes

Author: YangHong
Tutor: ZhouXiaoFang
School: Fudan University
Course: Microelectronics and Solid State Electronics
Keywords: Non-binary LDPC codes over finite Galois field LSC computationalcomplexity hardware-implementation decoder
CLC: TN911.22
Type: Master's thesis
Year: 2012
Downloads: 22
Quote: 0
Read: Download Dissertation

Abstract


Low-density parity check codes were first introduced by Gallager, along with several message-passing decoding algorithms. It has been shown that binary LDPC codes, when decoded using belief-propagation decoding (BP) algorithm, can approach the capacity of the AWGN channel. However, binary LDPC codes start to show weakness when the code length is short or when a high-order modulation is applied in communication system. It has been approved that the performance of binary LDPC codes can be significantly enhanced by a direct extension to a higher order Galois field. Therefore, designing high-performance NB-LDPC decoder is now one of the hotspots.Based on analysis of Sum-product algorithm (SPA), MAX-LOG-SPA and other decoding algorithms, a new algorithm oriented hardware implementation, named HOM-LOG-SPA, was proposed in this thesis. HOM-LOG-SPA is one of belief propagation algorithms on log-domain, based on MAX-LOG-SPA and only summation and comparison are contained. Due to the special construction of symbol vectors, which satisfy parity check function, origin summation and comparison are calculated by divided into layer (LSC). Comparing with MAX-LOG-SPA, the computing complexity of vertical step is reduced by p-2, where p is row weight of parity check matrix. As a result, the total computing complexity of HOM-LOG-SPA is reduced effectively. These tow algorithms have same decoding performance, and very slight performance lose comparing with SPA.A NB-LDPC decoder architecture based on LSC is proposed after algorithm simulation. Also, a special RAM architecture is used in this decoder to solve problems resulted by parallel computing, such as data dependency, memory access conflicts, etc.Based on the study of above key techniques, a normal purpose regular NB-LDPC decoder over finite Galois field is designed and implemented. The above key techniques are tested and verified over a NB-LDPC transceiver system base on FPGA.

Related Dissertations

  1. The Optimization of AVS Video Decoder on the PC Platform and Improvement of Field Decoding,TN919.81
  2. Hardware Implementation of LEO Satellite Channel Characteristic Emulation,TN927.23
  3. Hardware Implementation of Block Ciphers Algorithm Based on Petri Net,TN918.2
  4. Design of a Pre-treatment Device for Tritium Analysis in Biological Samples and Survey of Tritium Levels in Environmental Samples,X837
  5. One Low-rate Speech Coding Algorighm Based on Linear Prediction and Its Simulation,TN912.3
  6. Study on Introduction of Oncolytic Adenovirus with IL-24 Gene into Acute Myeloid Leukeima Stem Cell Through CD123,R733.7
  7. Aircraft Condition Monitoring System Research and Improvement,TP277
  8. Research on OCDMA/WDM Hybrid Optical Network System,TN929.11
  9. Design and Development of NVR Software Platform Based on ONVIF Protocol,TP311.52
  10. Convolutional code decoding algorithm and its FPGA implementation,TN791
  11. Research and Realization of LDPC Decoder in High Speed Data Transmission,TN911.22
  12. LDPC Decoder Design and Implementation Based on G.HN Standards,TN911.22
  13. Reconfigurable Design of LDPC Decoder,TN911.22
  14. Research into Demodulation of Continuous Phase Modulation Signal,TN911.3
  15. Hardware Architecture Design for H.264 Intra Prediction,TN919.81
  16. Design and Implement of LDPC Decoding Algorithm Based on FPGA,TN791
  17. A Study of Realizing Gaussian Random Number Based on OVCDM,TN914
  18. Research on APP-Based Decoding Algorithm for Low-Density Parity Check Codes and the Hardware Implementaion of Full-Parallel Decoder,TN911.2
  19. Research on Key Technologies of Hardware Accelerator Template for Error Correction Code,TN911.22
  20. Research and Implementation of Quasi-Cyclic Low-density Parity-Check Code Decoding Algorithms,TN911.2
  21. OFDM digital baseband AMC adaptive control algorithm and hardware implementation,TN919.3

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Communicate > Communication theory > Information Theory > Channel coding theory
© 2012 www.DissertationTopic.Net  Mobile