Dissertation > Excellent graduate degree dissertation topics show

Application of the Improved March Algorithm in Memory Exceptional Test

Author: ZengHui
Tutor: QiuMing
School: Xiamen University
Course: Software Engineering
Keywords: March Algorithm Memory Exceptional Test MBIST
CLC: TP333
Type: Master's thesis
Year: 2008
Downloads: 126
Quote: 1
Read: Download Dissertation

Abstract


Present memory test is facing challenge with the constant growth of the memory density and the development of the deep submicron VLSI technologies. As the size of the semiconductor craft is getting smaller, the possibility of capture failure is getting higher. Therefore the memory test research becomes more and more important in PC manufactory industry. It is apparent that to choose an effective algorithm and accurate fault model is the key to get to the balance of limited test time and affordable expense versus quality products.This thesis introduces today’s popular memory test application and methods. It analyzes the traditional fault model and the test algorithm; it also talks about the March algorithm and its advantage, evolution as well as the features of the improved algorithm. Although all the PC parts have been thoroughly tested before they come to assembly, there are high failure reports from end users. The memory test time increases rapidly with its size. This highly impacts the shipping volume and operation expense, that’s why it becomes the bottleneck of the modern computer manufactory industry.The benefits of an improved memory test algorithm——March-TBL are discussed in the thesis in detail, i.e. reduced test time based on current test coverage. However, the primary focus of this thesis is to unveil a new method to optimize the March algorithm by removing the failure classification from the test which is not necessary for manufactory diagnoses. It designes and implements a memory test prototype system based on this improved algorithm, introduces this structure, presents the design specification and execution results in order to test the effectiveness of the algorithm.As an expectation, this thesis suggests that the MBIST test is a trend in the PC memory test, which will significantly reduce test time and control the cost.

Related Dissertations

  1. Embedded memory design for testability and testing of algorithms,TP333.8
  2. Research on the Integrated Circuit Testing Method of MRAM,TN407
  3. Research and Realization of the Test Algorithm for Embedded Memory,TP333
  4. Research on Design for Testability of ASIC and Embedded Memories,TN492
  5. Built-in Self-test Design of Embedded SRAM,TN492
  6. The Design and Realization of Emulation/Test Module in YHFT-DSP,TP368.11
  7. Low Power and Testability Design and Static Timing Analysis for Small-Medium LCD Controller,TN402
  8. Study of Embedded Memory DFT Algorithm Based on BIST,TP333
  9. Research on MAC Layer of IEEE 802.15.4 Multi-hop Network,TN915
  10. Study of Embedded Memory DFT Based on BIST,TP333
  11. The Research and Simulation of Embedded RAM Testing,TP333
  12. Distributed Authenticated Skip List and Its Application in P2P Distributed Storage System,TP333
  13. Storage System Design in Solid State Disk Based PCI Express Interface,TP333
  14. Way-predict Based Low Power Cache Design,TP333
  15. Way-Access Track and Way-Doze Based Low Power Cache,TP333
  16. Based on logical hierarchical storage system design and implementation,TP333
  17. Near threshold low-power SRAM study design,TP333
  18. Mass Storage System Performance Management and Monitoring Methods,TP333
  19. SSD controller wear leveling algorithm,TP333.35
  20. Design and Simulation of Buffer-Detector Based Solid State Driver,TP333.35
  21. Low Power SRAM Design Based on Data Retention Voltage (DRV) Scheme,TP333

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Electronic digital computer (not a continuous role in computer ) > Memory
© 2012 www.DissertationTopic.Net  Mobile