Dissertation > Excellent graduate degree dissertation topics show

Design of a 1GHz PLL with 0.18um CMOS Technology

Author: FanLiChun
Tutor: YaoSuYing；SongShuGui
School: Tianjin University
Course: Electronics and Communication Engineering
Keywords: Phase Locked Loop phase noise PFD Charge-Pump VCO Frequency Divider CMOS
CLC: TN432
Type: Master's thesis
Year: 2008
Downloads: 178
Quote: 0
Read: Download Dissertation

Abstract


Because of the rapid development of the wireless communication technology, the design and research of the integrated circuits in the related field has gained more and more attention in recent years, There are strict requirements to the clock generator. Single frequency source is usually used as local oscillator in communication system and radar system, also as a reference clock in digital circuits, so it is a extensive-appl -ied technique. There is a PLL (Phase Locked Loops) in system to get a high-stability low-noise high-frequency signal.A monolithic clock synthesis PLL, which is expected to be a reference 800MHz clock generator, has been designed and characterized in this paper. Because its low cost and easy of implementation, the frequency synthesizer has been designed in SMIC 0. 18μm CMOS technology and 1.8V supply voltage in this paper.The design method of Top to Down is used-from the system level to the circuit level has been done. Firstly, the whole structure of PLL is introduced. Then each module is separately described, different topology is balanced and the ones used in this design are presented. The PLL consists of a crystal oscillator, a frequency divider, a phase/frequency detector, a charge pump and a loop filter. Finally, layout and verification of PLL circuit is competed, the whole circuit has been simulated using Cadence Spectre.The simulation results show that the output frequency can be locked to 1GHz in SS, TT, FF corners. The phase noise at 1MHz frequency offset is -101dBc/Hz, -103dBc/Hz, -104dBc/Hz。The active chip area is less than 0.15mm , and the power consumption is only 16mW. All circuit undergoes simulation, accord with the design requirement, the test results of the whole PLL circuit validate our specifications. 2

Related Dissertations

  1. Research on the Image Acquisition System Based on CMOS Star Sensor,V448.2
  2. Study on RFID Techniques in the Manufacture of Used in Automobile Ignition Coils,TP391.44
  3. The Research and Design of Low Voltage Low Power CMOS Analog Multiplier,TN432
  4. Application of FPGA in Low SVG,TN791
  5. The Application of CMOS Imaging Sensor on AOI Equipment,TP212
  6. Charge-Pump PLL Z-domain Analysis and Low Noise Design,TN911.8
  7. Thedesign of a Low-voltage Brushless DC Vibration Motor Driver,TM33
  8. Research and Design for CDR in Ultra High-speed Optical Fiber Communication Systems,TN929.11
  9. The High Voltage Generation System Design in Nano-Crystal Memory,TN47
  10. The Research and Design of Radio Frequency Monolithic Voltage Controlled Oscillator in 0.18μm CMOS Technology,TN752
  11. A 2.4GHz CMOS Low Power Zero-IF Receiver for Wireless Sensor Network,TN858
  12. Noise Analysis and Image Processing of CMOS Image Sensor,TP212
  13. The Design and Research of 4GHz DRO with Low Phase Noise,TN752
  14. Full-featured phase-change memory chip design and integrated process of post-,TP333
  15. A high priority value of CMOS image sensor readout circuit design,TP212
  16. Uncooled infrared sensor readout circuit study,TP212
  17. Research on high-speed CMOS smart camera,TB852.1
  18. A Low Power Power Management System for Passive RFID Tag Chip,TN402
  19. The Hardware Design of a Multi-Sensor Optoelectronic Measuring System Based on OMAP-L138,TN29
  20. X-band low phase noise PDRO Design and Implementation,TN752
  21. A low jitter CMOS PLL design,TN911.8

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Microelectronics, integrated circuit (IC) > Semiconductor integrated circuits ( solid state circuits ) > Field-effect type
© 2012 www.DissertationTopic.Net  Mobile