Dissertation > Excellent graduate degree dissertation topics show

Study on IP of Real Time Clock

Author: JiaWei
Tutor: ZhangYuMing
School: Xi'an University of Electronic Science and Technology
Course: Microelectronics and Solid State Electronics
Keywords: IP core design VerilogHDL code multiple clock system signal synchronization low power
CLC: TN402
Type: Master's thesis
Year: 2009
Downloads: 136
Quote: 3
Read: Download Dissertation

Abstract


As the development of the design and manufacture technology of nano-meter Integrated Circuit(IC), IC has come into the high-speed SOC (System On Chip) age. Higher request has been brought forward to the capability of the chip system, and scale of SOC is increasing for the demand of the information industry and market. The design problem is not whether a chip is able to accommodate to the system design, but whether the design can catch up with the increasing speed of complexity for a chip and meet the requirements that the market competition is strict with the time that produces come into market. Nowadays, a design based on chip cores has become a trend towards the EDA development. It is promising to develop IP (Intellectual Property) cores with independent intellectual property right.We have done some research on an IP core design of real time clock RTC based upon the intelligent monitor system SOC. A reused IP soft core is designed for the RTC module under the key design method and technology of the reused IP core. Firstly, the total clock system was divided into several function modules, whose functions and arithmetic were introduced. And then, through discussing the way of low power design in SOC and synthesizable coding, we used the IP core reuse technology and VerilogHDL, described the design of the modules by the high-level synthesis and simulated the system by the EDA. The design of RTC module’s IP soft core was finished.The key problem of the paper is the research of the multi-clock system and technology design, plus the problems during the design. The basic is the RTC IP soft core design. We introduced the clocks in the digital circuit design and presented some met-stable state phenomenon of the multi-clock system and how to solve. Considering the stability of the system and the met-stable state phenomenon in multiple clock system, the synchronous way of asynchronous control signal and the data path are researched, and we did some research on the design method of many synchronous circuits design and RTL, compared some kinds of clock system signals and summarized the clock design of the SOC. All above are the creative points of the paper.

Related Dissertations

  1. The Research and Design in Low-power、 Low-stray Frequency Synthesizer of WCDMA Terminal Tester,TN74
  2. The Experimental Study on Effect of Different Low-power Laser Irradiation on Osseointegration of Dental Implants,R783.6
  3. The Low Power Design Based on the State Machine Coding,TN32
  4. Design and Research of Display of LED Contral System Based on GPRS,TN873
  5. DVS Technology and Its Application in the Total Station Equipment,TP368.1
  6. Research and Design of Multi-Functional Wireless Mouse,TP334.2
  7. The Research and Design of Low Voltage Low Power CMOS Analog Multiplier,TN432
  8. Research on Wireless Low-power Powder Material Moisture Meter,TH83
  9. The Improvement of Nodes’ Low-power Consumption Algorithm for WSN,TP212.9
  10. A High-Performance Audio ∑△ ADC in 65nm CMOS Process,TN792
  11. An Ultra Low-Voltage, Low-Power PLL,TN911.8
  12. Digitally Trimmable Analog Front-End Chip Design for EEG Signal Acquisition,TN402
  13. Research of Sensors for Pico-Satellite Attitude Determination System,TP212
  14. The Research on the Low Power Physical Design of the SoC Chip,TN47
  15. Research and Design for Low Power On-Chip Buses Encoding,TN47
  16. Experiment Study of Low-level Semiconductor Laser Therapy to Oral Ulcer,R781.5
  17. AES-based security of UHF RFID tag chip research and development,TN402
  18. Applied to the gain cell embedded dynamic random access memory adaptive dynamic refresh and write voltage adjustment programs,TP333
  19. Used in communication systems , low power, reconfigurable research and design of the digital-to-analog converter,TN792
  20. 10-bit 50-MS / s low-power pipelined ADC design,TN792
  21. Applied to RFID reader in the 10 low-power transmitter DAC Analysis and Design,TN792

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Microelectronics, integrated circuit (IC) > General issues > Design
© 2012 www.DissertationTopic.Net  Mobile