Dissertation > Excellent graduate degree dissertation topics show

Research on High Performance Floating Point Unit

Author: FuKeWei
Tutor: YanXiaoLang
School: Zhejiang University
Course: Circuits and Systems
Keywords: Floating Point Unit Floating Point SIMD Instructions Hardware Reused Division and Square Root SRT Algorithm Selection Function Rounding Mechanism Clock Gating
CLC: TP332
Type: Master's thesis
Year: 2010
Downloads: 211
Quote: 1
Read: Download Dissertation

Abstract


As embedded applications have increased in their floating-point computational complexity, high performance low power floating-point unit (FPU) became the key component of embedded processor. This thesis focused on the architecture design of the floating-point arithmetic unit, analyzed some key techniques to improve FPU’s computing performance, reduce hardware cost and power dissipation. The original contributions of this thesis are as follows:1. Floating point SIMD instruction set extension and efficient resource reused hardware frame. Designed a floating point SIMD instruction set for parallel processing applications and proposed a hardware reused technique for floating point SIMD execution unit’s design. In this technique, the data path for double-precision instructions is divided into two independent ways. By adding few control logic, SIMD instruction can efficiently reuse the higher way and the lower way of double-precision data path. FPU’s performance is significantly improved at a cost of little extra control logic.2. Unified SRT algorithm for floating point division and square root. Proposed the strategy of how to choose SRT algorithm’s key parameters, which will greatly affect the algorithm’s performance and hardware cost. In this thesis, we designed a unified SRT selection function for both division and square root by transforming square root’s boundary value equation and pre-processing the operands. To reduce cost and power of selection function, a constant comparison and decoding based technique were proposed. Also, we adopted on-the-fly conversion mechanism for quotient/root accumulation, which converted the complicated add operation into simple shift and OR operation. To accelerate computing speed, a prediction based method was proposed. The iteration time of SRT algorithm can be controlled by the prediction result.3. Fast rounding mechanism for floating-point addition and division/square root. In floating-point addition’s rounding logic, the addition computation in fraction’s twos complement transformation and the addition computation in rounding are merged, thus reducing the latency of rounding logic and saving hardware cost. Also, the thesis proposed an on-the-fly rounding mechanism for division and square root to resolve the critical path. It made use of SRT algorithm’s iteration process to generate all possible rounding results for rounding stage without using any adders. To complete the rounding, the rounding stage only needs to select the right value.4. Fine-grained clock gating technique based on floating point operating characteristic. A precision based clock gating method was proposed. When a single-precision operation was in process, the lower parts of data path which were idle will be shut down to save the unnecessary power dissipation. An exception prediction based clock gating mechanism was also proposed. It predicted whether the current instruction will raise an exception. If the prediction result is yes, all clocks of data path will be turned off. So zero switching power was consumed. Moreover, this thesis proposed a result prediction based clock gating technique. It will predict the computation result when the operands are zero or infinity. Then the whole data path is closed, resulting in zero dynamic power.

Related Dissertations

  1. RTL-level and high-performance microprocessor architecture level low power design key technology research,TP332
  2. Low Power Design and Power Test of the Ofdm-based Wireless Communication System-on-chip,TN934
  3. The Design of FPU Based on PowerPC,TP332
  4. ASIC Design of CMOS SENSOR Interface,TN492
  5. Research on Some Key Technical Problrm and Programme Design of MSC Pool Networking,TN929.5
  6. Low-Power Physical Design Based on a Wireless Broadband Multimedia SOC Chip,TN47
  7. Research on Clonal Selection Algorithm and Its Applications for Classification in Data Mining,TP311.13
  8. Back-end implementation of the TD-SCDMA chip low-power 65nm under,TN405
  9. Research about Black Grouse Habitat Selection in Honghuaerji Nature Reserve in Winter,Q958
  10. The Research and Implementation of the Floating-Point Divider Unit in X Processor,TP332
  11. Research of Clock Edge Control Technique and Low Power Flip-Flop,TN432
  12. VLSI Low Power Design & Research,TN47
  13. Ming Dynasty imperial examination system , as well as the inspiration for today 's college entrance examination reform,D691.3;K248
  14. Design and Implementation of the FPU in X Microprocessor,TP332
  15. Research on Artificial Immune System for Solving Function Optimization Problems,TP18
  16. High-performance digital arithmetic unit design research,TN79
  17. Algorithm of Gene Expression Data Classification and Its Application,TP399
  18. High-speed floating-point adder unit Research and Implementation,TP332
  19. Floating-point arithmetic triangle class research and transcendental functions implemented in hardware,TP301
  20. Design and Implementation of FPU in X Microprocessor,TP332

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Electronic digital computer (not a continuous role in computer ) > Arithmetic unit and the controller (CPU)
© 2012 www.DissertationTopic.Net  Mobile