Dissertation > Excellent graduate degree dissertation topics show
Wafers with photoresist drying in wet process technology research
Author: DuanHaiDong
Tutor: HuangYiPing;LuoShiZhou
School: Fudan University
Course: Electronics and Communication Engineering
Keywords: Wet Etch Wet Clean Wafer Dry PR Peeling Native Oxide
CLC: TN405
Type: Master's thesis
Year: 2011
Downloads: 20
Quote: 0
Read: Download Dissertation
Abstract
|
With scaling down of transistor, the requirement of cleaning on wafer surface is getting critical. It makes wet process i.e wet etch and wet cleaning are considered more and more important process in semiconductor manufacturing. Drying is the last step in wet process, which may enormously influence production yield. Therefore, a new challenging is brought into wet process and drying technology,In this thesis, dual gate wet etch and salicide block wet etch process will be regarded as a research object in 0.13μm logic technology, which the wafers surface have been covered with photoresist. And we studied the defects like PR peeling, native oxide and surface particles after wet process. With defects observation in different metrology equipment like KLA surface scan, OM(Optical Microscope), SEM(Scanning Electron Microscope) etc, we found the defects element and regularity of distribution.Via certain experiments in various drying conditions including IPA temperature, flow rate and wafer lifting speed, we found the correlation between the defects and the drying conditions. From the research, it indicated PR peeling was free from the drying step in the condition of IPA temperature below 40℃. The water mark and surface particles will be slighter with lowering of wafer lifting speed and increasing of IPA flow rate, temperature. Furthermore, the conditions including PR type, HMDS time and Hard Bake temperature in ligthogrophy process will affect the PR status in wet etching process.After the experiments, we analyzed the results to carry out the final solution. The PR surface wafer should be dried in room temperature, IPA flow rate can be set 25L/min. And considering the capacity of manufacture, the wafer lifting speed was seperated two steps(the upper wafer section was set lmm/s and the lower was 0.5mm/s). As a result of inline implementation, the wafers die yield can be improved 8%. In additon, some defects rework methods and its die yield comparaiton were also introduced for your reference.With growing attentions in environmental pollution and resources regeneration, we gave some foresee in wet process and drying technology at the end.
|
Related Dissertations
- Study on Key Process of Silicon-based Micro Pressure Sensor,TP212
- Study on CMP Nano-Slurry and Technology,TN405
- High efficiency selective emitter the pole solar cell research and preparation,TM914.4
- LCOS IC Metal Pits Defect Mechanism and Improvement,TN401
- 0.18 Nor Flash STI HDP Tiny Ball Process Improve Study,TN305.7
- Sub- surface defects induced damage mechanisms and experimental research,TH744.5
- Based on RBF artificial neural network in the application of PCB drilling process,TN405
- Board level packaging adhesive material on the solder joint reliability CTBGA components,TN405
- Alkaline copper planarization slurry impact study,TN405
- Research on the Silicon Etching Model in Vibration Cathode Chamber,TN405
- Research on the Interfacial Reaction and Reliability of Miniaturized Cu/sn-8zn-3bi/cu Interconnection,TN405
- Research on the Build-up Layers Process of Electronic Manufacture,TN405
- Experimental Study on Fabrication of High Aspect Ratio Micro/nano Groove by AFM and ICP,TN405
- Research on Wafer Bonding Technology by Localized Induction Heating,TN405
- Dry-Etch Process and Fault Analyse Improvement,TN405
- Wire "Lay Down" Phenomena Study in Wire Bonding Process,TN405
- Simulations of Plasma Etching Based on Diffusion Limited Erosion Model,TN405
- Research on Wafer Pre-Alignment System,TN405
- Thermodynamics Analysis and Fatiguelife Prediction of Typical Electronic Packages,TN405
- Research on the Reliability of Solder Joints in Mixed Assembly and Structure Parameter Optimization of PBGA in Lead-free Transition,TN405
CLC: > Industrial Technology > Radio electronics, telecommunications technology > Microelectronics, integrated circuit (IC) > General issues > Manufacturing process
© 2012 www.DissertationTopic.Net Mobile
|