Dissertation > Excellent graduate degree dissertation topics show
10bit DAC Design and Research
Author: WuRanQing
Tutor: ZengXiaoYang;DuanXinDong
School: Fudan University
Course: IC Engineering
Keywords: Digital-to-Analog Converter(DAC) current-steering segmented DNL Latch
CLC: TN792
Type: Master's thesis
Year: 2011
Downloads: 189
Quote: 0
Read: Download Dissertation
Abstract
|
Along with the fast development of microelectronic technology and digital processing technology, a big amount of advanced electronic systems are emerging in endlessly. Among of these techniques, Current-Steering plays a more and more important role. It functions as providing the necessary conversion between signals encoding information in bits (digital signals) and signals encoding information in amplitude (analog signals). The development of microelectronic technology requires that DAC must have personalization features as high speed, high resolution, low power and small die size, etc. Therefore, DAC is becoming a bottleneck in this industry now, and an important outstanding issue as well.To meet the requirement of the converting speed and high resolution, this thesis basing on GSMC 0.18μm CMOS Logic Process, designs a 10-bit,200MS/s current-steering DAC. Firstly, this thesis focus on the performance index such as INL、DNL, glitch, SFDR of current-steering DAC. Then, analysis three main architectures:brinary weighted, thermomemter decoded and segmented. Meanwhile, the the current-steering DAC’s random errors, system errors and dynamic performance are analyzed.Here, the current arrays organized as a 6-2-2 segmented architecture, the sector of six most signifcant bits (MSB) and two middle significant bits is thermometer decoded, the other sector of two least significant bits (LSB) is binary weighted. This segmented architecture will get better DNL performance, another advantage is simplified the design of digital decoder circuit, reduceDAC’s area. The current source is designed to meet the requirement of INL, SFDR, INL_Yield, output impendance. To decrease tne matching requirements for the current source, separated current biases are generated and bias the each row. The synchronized switching contorl signals by added the specific latch circuit. The latch also can decrease glitch power and get the better dynamic performance. The cueeent and switches matix use symmetrical sequence to optimized. This thesis run amount of simulation, complete the layout of DAC, the DAC’s area is 290μm*680μm.
|
Related Dissertations
- Research on Multi-Sensor Embattling and Continious Tracking Technique Applying for Anti-Stealth and Anti-Interference,TN953
- Design of Spindle Permanent Magnet Synchronous Motor and Analysis on the Method of Flux Weakening,TM341
- Axially segmented outer claw pole permanent magnet rotor motor performance analysis,TM351
- Atomized aluminum powder classification process piping advanced control of wind,TP273
- Research on Traffic Assignment Problems Based on Intelligent Optimization,O224
- Audio retrieval technology in the digital voice teaching system application and research,TP391.6
- The Design and Implementation of a low-power 10 - bit current-steering DAC,TN792
- Study on On-chip Electrochemical Sensing System,TN792
- Research on a New Doas System with Combined Transmitting-receiving Fibers for Air Quality Monitoring,X831
- Study on Motion Characteristic and Protection of Rockfalls on Rock Slope,TU457
- With the Surgery Methods That Integrate Subparagraph, Fenestration, Exclusion, Cut Expansion, Seton, Tube and Drainage Treats Complex Anal Fistula in the Effectivity of Multi-center Clinical Research,R657.1
- Research of 12-bit 300MHz DAC for Embedded Use,TN792
- Research on Predictive Control Base on Synchronous Generator Excitation Controller,TM31
- Research of Barreled Radwaste Automation System Based on SGS Nondestructive Analysis,TP273
- Reliable Routing Protocol of Wireless Sensor Network in Event-driven Application,TP212.9
- Servo System Design for Photocell Holder,TM914
- The Key Technologies Research of Lower Limb Prosthesis Controled Through EMG Signal,TP273.5
- HMM speech recognition algorithm and FPGA hardware implementation,TN912.34
- New Performance Standards Based on Flow Statistical Window,TN919.8
- Research of Segmented K-Space Imaging in MRI,TP391.41
CLC: > Industrial Technology > Radio electronics, telecommunications technology > Basic electronic circuits > Digital circuits > Digital-analog , digital to analog conversion circuit
© 2012 www.DissertationTopic.Net Mobile
|