Dissertation > Excellent graduate degree dissertation topics show

Full Custom Design and Realization of High-Performance Memory of X Processor

Author: ChenYanCang
Tutor: MuChangFu;LiShaoQing
School: National University of Defense Science and Technology
Course: Computer Science and Technology
Keywords: Register file SRAM Full-custom design Write penetrate Current mode write technology Euler path method
CLC: TP333
Type: Master's thesis
Year: 2008
Downloads: 50
Quote: 1
Read: Download Dissertation


X processor is a stream-oriented applications , 64-bit high-performance microprocessors . It contains a plurality of memory components, such as of LRF , the CCRF and SRF etc. . The research subject for full-custom design of these storage components , combined with a variety of techniques to achieve a 32 - word 65 - bit read write register file , a 2048 - word 64-bit single-port SRAM in 0.13um process . The simulation results show that in the worst case : register file read and write operation time of less than 650ps SRAM read and write operation time of less than 1.4ns . The decoder is an important part of the critical path of the storage section , to improve decoding speed can effectively improve the reading and writing speed of the register file and SRAM . P-type dynamic circuit combined with static decoder , not only static decoder write overlap , but also improves the decoding speed . In addition, due to the special nature of the critical path of the decoder uses a technique called \SRAM decoding using these two technologies , and achieved good results . The good layout placement can effectively reduce the area, power, and delay of the circuit . Euler path method is the solution to a complementary CMOS circuit layout placement method, however , the Eulerian paths do not exist complementary CMOS circuit and a non-complementary CMOS circuit is powerless . In this paper, the basic Euler path method based on the proposed an expansion of the Euler path method , so that it can be applied to all complementary CMOS circuit and dynamic circuit layout layout . Register file and SRAM layout using the above method , effectively improve the layout to achieve the desired time .

Related Dissertations

  1. Development of Pxibus High Performance Digital I/O Module,TP274
  2. Stability of the SRAM Cells for Deep Sub-micron Technologies,TP333
  3. Embedded SRAM under 65nm process technology research and implementation,TP333
  4. SRAM -based FPGA fault propagation characteristics of single-particle testing method,V467
  5. Design of the Memory System for Digital Signal Processor,TP333
  6. Register file testability design and implementation,TN407
  7. The design of high - speed low-power embedded SRAM,TP333
  8. Research and Design of a Security SRAM Testing System Based on FPGA,TP333.8
  9. Digital Unit Design of the Non-magnetic Flow Meter SoC Chip,TN47
  10. A Security SRAM Against Data Remanence Attack with Full Custom Design,TP333.8
  11. Low Power SRAM Design and Implementation in X-DSP,TP333
  12. The Research and Implementation of a 65nm High-Performance SRAM,TP333
  13. The Full Custom Design of High Speed Low Power SRAM under 65nm Process,TP333.8
  14. The Design and Implementation of Memory with Function of Verification,TP333
  15. RS code based on a number of anti- flip SRAM design,TP333
  16. 8ns 4M_bit High Reliability of Static Random Access Memory,TP333
  17. Design and Realization of High-speed and Low-power SRAM,TP333
  18. The Design of Video Image Processing System and Study of Algorithm Based on FPGA,TP391.41
  19. One kind of repair ports with parallel redundant repairable memory compiler design,TP333
  20. Design of Low Static Power SRAM by Power Gating,TP333
  21. Research and Design of a Fully On-chip Low Dropout Voltage Regulator Used in Security SRAM,TP333

CLC: > Industrial Technology > Automation technology,computer technology > Computing technology,computer technology > Electronic digital computer (not a continuous role in computer ) > Memory
© 2012 www.DissertationTopic.Net  Mobile