Dissertation > Excellent graduate degree dissertation topics show

Research on Design Methodology of Low-Swing Interconnects Based on NoC System

Author: LiZiJin
Tutor: LiuYi
School: Xi'an University of Electronic Science and Technology
Course: Microelectronics and Solid State Electronics
Keywords: Network-on-Chip Interconnect Low-swing Pre-emphasis
CLC: TN47
Type: Master's thesis
Year: 2011
Downloads: 24
Quote: 0
Read: Download Dissertation

Abstract


As the process scales down and the developments of the design methodology, the scope of System-on-Chip (SoC) becomes larger and larger, and more and more IP cores can be integrated in SoC. The conventional bus architecture can’t adapt to this development, therefore, Network-on-Chip (NoC) based on the computer network concept has been proposed and widely investigated. However, many research results show that, the power consumption and delay of interconnects between NoC routers are still significant factors limiting the system performance. The research of interconnects has become a hotspot of present academic field.The power consumption and propagation time of interconnects can be effectively reduced by using the low-swing techniques, thus adopting low-swing techniques in NoC system is an effective solution. On the basis of summarizing kinds of present low-swing circuits, a novel low-swing transceiver circuit is designed based on pre-emphasis technique. The transceiver combines the designed FIR filter-res transmitter improved based on the 2-tap FIR filter and the double-tail sense amplifier, and the low-swing technique is also applied in source-synchronous clock scheme. Then the transceiver circuit is applid in the interconnects between NoC routers, and simulation results show that, compared to the conventional CMOS full-swing circuit, the designed NoC interconnect architecture can achieve a higher data rate with less power consumption.

Related Dissertations

  1. Error Control Scheme for High Performance Network-on-Chip Routing,TN47
  2. Study on high - performance low-power multi-core processors,TP332
  3. Fault-tolerant routing and multi-core processors granularity Modeling,TP302.8
  4. Research of Low-Power Router Structure in Network-on-Chip,TN47
  5. Research of High-Performance Router Structure in Network on Chip,TN47
  6. Research on Reliability of On-chip Router and Its Fault-tolerant Design,TN47
  7. The Research of Topology in Network on Chip,TN47
  8. The electric system in package analysis,TN405
  9. Industrial interconnecting cable signal integrity and anti-jamming technology research,TM246
  10. Application-Specific Network on Chip Design and Performance Evaluation,TN47
  11. Analysis of Signal Integrity in the High-speed Circuit,TN431.2
  12. Co-Testing of High-Speed Chip Based on SIP,TN407
  13. NoC bus Coding Technology,TN47
  14. Network - on - chip mapping model and tool design,TN47
  15. Research on Technology of Low Power Test Schedule Based on Network on Chip,TN47
  16. Network on Chip (NoC) switch fabric design and research,TN47
  17. Thermal-Aware Crosstalk and Delay of Nano-scale CMOS Interconnect Line,TN405.97
  18. Research on Reliability of Cu Interconnect Structures Under Thermal Stress,TN405
  19. Research on Verification of Router and Testing of Interconnection Structure Based on 2D-MESH,TN47
  20. The chip network (NoC) interconnect crosstalk test methods,TN407
  21. Key Technology Research and FPGA verification network on chip (NoC),TN47

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Microelectronics, integrated circuit (IC) > LSI,ultra LSI
© 2012 www.DissertationTopic.Net  Mobile