Dissertation > Excellent graduate degree dissertation topics show
Research and Implementation of VMM-Based Verification Platform
Author: YeMao
Tutor: TanYunMeng
School: Huazhong University of Science and Technology
Course: Spatial Information Science and Technology
Keywords: Integrated Circuit(IC) Functional Verification SystemVerilog Verification Methodology Manual Assertion Functional Coverage
CLC: TN407
Type: Master's thesis
Year: 2008
Downloads: 398
Quote: 16
Read: Download Dissertation
Abstract
|
With the booming of the scale and complexity of IC design, the verification of IC is becoming more and more difficult. Although engineers keep updating the technology of the traditional verification methods to adapt to the increment of the size and complexity of IC design, verification is still facing the greatest challenge. Hardware Description Language is used to designs of Register Transfer Level, but Hardware Verification Language needs more abstract characteristic, which causes mutually exclusive direction of development of them and makes the process of design and verification complex. The challenges to verification, to a great extent, promote the development of verification methodology and technology. To close the gap between design and verification of IC, engineers constantly put forward some new technologies, which significantly improve the efficiency of verification.The thesis introduces some concepts and methods in traditional verification and discusses the advantage and disadvantage of them. We also discuss the direction of the development of verification technologies. Traditional verification platform has limitation of long cycle and verbose working. Thus, the thesis researches on the key technologies of verification methodology, of which Constrained-random test makes testbench create stimulus automatically, and finds some bugs you never thought about. Assertions both document and check the design engineer’s assumptions and expectations about the design functionality, and trace the errors in the simulation. Functionality coverage can make a full check of the design and make 100% coverage. Then the thesis puts forward one layered testbench based on transaction. Then the thesis gives a detail analysis of the testbench. Finally, we redesign the verification platform in the realistic project with the SystemVerilog VMM standard library; make a statistic and analysis of the results. The result of this case proves this platform’s feasibility, affectivity, and automation.
|
Related Dissertations
- Study on Noun’s Assertion in Zuo Zhuang,H146
- Funcational Verification of Multifunction Vehicle Bus Controllor,TP273
- The Unified Authentication System Based on Security Assertion Markup Language,TP393.08
- Data Routing System Verification Based on System Verilog,TN402
- EDA verification module based on the EOS -chip MAC,TN402
- Research and Design of VMM-based Testbench for Image Processing Subsystem,TP391.41
- Research of SAML & SSO and Entrepreneurial SSO Framework Design,TP393.08
- The Design and Realization of the .NET Environment SAML-based on SSO Landing System,TP393.094
- Accelerating Function and Timing Verification Convergence on L2-Cache of Multi-core Processor,TP332
- Research and Application of Functional Verification Drived by Coverage,TN407
- Attribute Access Control Model for Web Services with Service Negotiation Mechanism,TP393.08
- Research on Single Sign-on Secruity Model Based on SAML,TP393.08
- Research and Implementation of a Single Sign-on Authentication Model Based on Web Service Design,TP393.08
- The Research and Application of Authentication and Authorization Mechanism Based on SAML and PMI,TP393.08
- System Verilog -based functional verification method,TN407
- Assertiveness Training on the Effect of Primary School Students’ Interpersonal Relations,B844.2
- The Radiation-hardening Design and Verification of CAN Bus IP,V443.1
- Full Custom Design and Implementation of DCA for L1 D-Cache in 65nm Technology,TP332
- Problem of identification of the abuse of executive power,D922.1
- Research on Delivery Standards for High-Dependable IP Cores,TN407
- Multidimensional Study on the Structures of "V+N" in Modern Chinese,H146
CLC: > Industrial Technology > Radio electronics, telecommunications technology > Microelectronics, integrated circuit (IC) > General issues > Testing and inspection
© 2012 www.DissertationTopic.Net Mobile
|