A fast floating point adder Optimization

Abstract

Related Dissertations

1. The the the Research and Design of of of the unit of the floating-point operations,TP332
2. The Design and Implement of ALU and Shifter in X-DSP,TP332
3. Research on Accurate Evaluation and Round-off Error Analysis of a Polynomial,O174.14
4. Design of the Floating Point Adder and Research of Its Bist,TP332.21
5. Classical and Quantum-mechanic Solitons in the One-dimensional FPU Lattice,O415
6. Research and Implementation of LEON3 Floating Point Unit Controller,TP332
7. The Design and Implementation of Floating-point Multiplier for YHFT-DX,TP332.22
8. Multibeam real-time signal processing technology research,TN911.72
9. Realization of Adaptive Floating-point Multiplication, Division and Square Root Unit for Single, Double and Extended Precision,TP332
10. Design of a Four Stages Pipeline Digital Signal Processing Core,TP368.11
11. Design of Floating-Point Calculator Based on FPGA,TN791
12. Research and Implementation of Bit-Process Unit and Dual-MAC Unit of FT-C55LP DSP,TP332
13. Design of the Hardware Unit Based-On FPGA of Characteristic Analysis on Induction Motors,TM346
14. FPGA-based high-performance 32-bit floating-point FFT IP core development,TP332.22
15. The IP Core Design and Floating-point ALU Research in 32 Bits DSP,TP332
16. VLSI Design for the Key Module of MPEG2 Decoder,TN47
17. Study of Quantum Solitons in One-dimensional Nonlinear Lattice Models,O415
18. Study of Quantum Thermal Effects of the Dielectric Atom Chain,O551.3
19. Design and Implementation of the FPU in X Microprocessor,TP332
20. The Full-Customed Design and Optimization of Arithmetic Unit on High Performance DSP,TP332