Register file testability design and implementation

Abstract

Related Dissertations

1. The Design and Implementation of a low-power 10 - bit current-steering DAC,TN792
2. The Research of Complex Digital Circuit Boards’ Testability,TN407
3. Design and Test of IRFPA-ROIC and Rresearch of DFT,TN215
4. The Research of Low-power Testing Method Based on Scan Structure,TN407
5. Design and Implementation of Intelligent Multi-Chemistry Charge Management IC,TM910.6
6. 65 nm library research and the development of input and output units,TN402
7. Studies on Tree Vector Decompressor to Reduce Test Data Volume,TN407
8. Research on SoC Test Optimization and Application Technology,TN407
9. SOPC system simulation platform integrated processor for testability method,TN47
10. SOC testability Research and Implementation,TN407
11. 65nm high-performance process temperature selective silicon-germanium epitaxial technology,TN304.054
12. The Research of Design for Testability in GPS Baseband Chip,P228.4
13. The Design and Simulation of Mixed Analog-Digital Filters,TN713
14. A DFT Structure Design for Baseband Chip Based on JTAG Standard,TN402
15. Design and Stability Analysis of Buck DC-DC Converter,TM46
16. 1GSa / s Data Acquisition Card,TP274.2
17. Embedded memory design for testability and testing of algorithms,TP333.8
18. 45nm mobile processors made ??of Testing Methods,TP332
19. Research of the Mixed Boundaryscan Test Techniques Based on IEEE1149.4,TN06
20. An FPGA embedded block RAM design,TP333