Dissertation > Excellent graduate degree dissertation topics show

Function Verification of Subsystem of Video Signal Process Chip

Author: ZhaoYingChun
Tutor: WuShunHua
School: Tianjin University
Course: Microelectronics and Solid State Electronics
Keywords: Function Verification SystemVerilog Assertion Constraint-Random-Stimulus Coverage Video Signal Process Chip
CLC: TN492
Type: Master's thesis
Year: 2008
Downloads: 79
Quote: 1
Read: Download Dissertation

Abstract


Function verification becomes the largest bottleneck of design flow. Statistics show that it takes 60% to 80% efforts, but 2/3 or more chips must be taped out again to modify functional bugs. Simulation-based verification is the primary method of function verification, while the traditional method suffers from some deficiencies (lower observability, controllability and automation). How to implement function verification quickly and efficiently is one key question in IC verification field.Based on the Research of Video Signal Process Chip (VSPC) from Tianjin Municipal Science and Technology Development Project, this paper describes the function verification of VSPC Subsystem (VSPS). A new strategy for the verification of VSPS is proposed including verification route, verification method, verification flow, verification language&tool. The paper analyses VSPC, and then separates it into OSD and format conversion subsystem. According to the feature of two subsystems, the paper establishes a route combined layered verification with bottom-up verification and appropriate verification method. Referring to the current popular verification technology, the paper describes some key points of verification flow including stimulus generation combined direct test with constraint random test, result checking combined assertion with data comparison, coverage metrics combined function coverage with code coverage and layered testbench establishment based on VMM methodology. The paper chooses SystemVerilog as verification language and Questasim 6.2e from Mentor Graphics as simulation tool. Finally, according to design specification of two subsystems and strategy above, the way of stimulus generation, result checking and the architecture of testbench are expatiated, and function verification of two subsystems is carried out.Simulation result shows that the verification strategy can make a good join of stimulus generation, result checking and coverage metrics, improve the observability, controllability and automation of simulation process, reduce the develop cycle, and guarantee the successful tape-out.

Related Dissertations

  1. Research on Optimal Global Path Planning for Complete Coverage with GPS Guidance on Tractor,TN967.1
  2. Research on Key Technology of TD-LTE Wireless Network Planning,TN929.5
  3. OVM -based functional verification of SoC system design and implementation,TN47
  4. Mobile Communication Research and Implementation of indoor coverage systems,TN929.5
  5. TD-SCDMA indoor coverage systems planning and design,TN929.533
  6. Mobile communication system combined indoor multi- path design,TN929.5
  7. SystemVerilog-based functional verification module URAT,TN402
  8. Interior planning and optimization of TD-SCDMA network,TN929.533
  9. TD-SCDMA wireless cellular network coverage planning and research,TN929.533
  10. TD-SCDMA System Traffic Performance Analyzing Base on the Datas of Trials,TN929.533
  11. TD-SCDMA Solutions for Indoor Coverage of Special Scene,TN929.533
  12. Reserch on TD-SCDMA Indoor Coverage System,TN929.533
  13. Wireless Network Planning for TD-SCDMA,TN929.533
  14. Study in TD-SCDMA Wireless Network Programming,TN929.533
  15. Green Cover Extraction Based on Mixed Pixel Decomposition Using Logit Model,S731.2
  16. Design and Engineering of Radio Coverage of Cellular Mobile Communications for GuangZhou-ShenZhen-Hong Kong Express Rail Link,TN929.5
  17. Dynamic changes of soil erosion based on GIS / RS,S157
  18. Research on Expanding the Coverage of Endowment Insurace of private Enterpes in Wenzhou,F842.6
  19. The Pathway and Technology of Controlling Ecosystem of an Apple Orchard in Changwu County,S66
  20. Oasis - Desert with shelterbelts and wind effects of natural vegetation and Optimization Model,S727.2
  21. Reseaches on Building and Intial Application on Fish-Vegetable Culture Model,S63

CLC: > Industrial Technology > Radio electronics, telecommunications technology > Microelectronics, integrated circuit (IC) > ASIC
© 2012 www.DissertationTopic.Net  Mobile