Dissertation > Excellent graduate degree dissertation topics show
Study of Test Methods for Integrated Circuits
Author: ChenXinWu
Tutor: ChenChaoYang
School: Huazhong University of Science and Technology
Course: Pattern Recognition and Intelligent Systems
Keywords: SoC Boundary Scan ATE DFT Test Schedule IP Core
CLC: TN407
Type: Master's thesis
Year: 2005
Downloads: 693
Quote: 8
Read: Download Dissertation
Abstract
|
With the increasing of the density and complexity of Integrated Circuits, more and more designs adopt the methodology based on IP cores and hence DFT technique must be used to solve the IC’s test problem. Scan technique and boundary scan technique are the main stream technology of current DFT technique. They can solve the internal testable problems and the connection problems between ICs respectively. In order to shorten the whole IC test time, test schedule is required greatly to implement parallel test of the cores under the constraints of power dissipation limit and test resource conflict. Boundary scan standards, including 149.1, 1149.4, 1149.5, 1149.6, can be used to solve all sorts of connection tests between ICs; As for full scan and partial scan techniques, the problems of gated-clock, clock-divider, internal-reset, tristates nets, bus contention in scan shift and controlling bidi direction, are discussed to reconstruct scan chains to improve fault coverage, furthermore, the function of DFT is added to an mutilevel filter chip and the the ATPGs for the chip are generated by the DFT tools from Synopsys Company; The most advanced low power DFT design methods are concluded, from the angle of how to reduce the toggles of the nodes of the whole design, low power DFT methods about the designs for both scan-based and non-scan based are proposed; A novel SoC test schedule model is constructed, and a practical scheduling algorithm is proposed, the experiment results show that our algorithm can be used effectively for SoC test schedule.
|
Related Dissertations
- Density Functional Theory Study of Dimethyl Ether Adsorption on the Low-Index Pt Surface,O485
- Theoretical Studies on Cyclization Mechanism and Regioselectivities of Selected Organic Reactions,O643.12
- Research of VRLA Battery On-line Montoring and Contorl System,TP277
- Hydrogen complex photochemical Theoretical Study,O641.1
- The ASIC Implementation of SoC of Hardware Accelerator for Operating System Based Deep Sub-micron Process,TN47
- A Density Functional Theory Study for Wn C0,± (n=1-6) Clusters,O641.1
- A Study for Structure and Properties of OsnN0, ± (n=1-6) Clusters,O641.1
- Investigation on Formation and Properties of the TiO2 Nanotubes and Nanotube Arrays by Density Functional Theory,TB383.1
- Study on Catalytic Properties of Metal Cluster/Low-Dimensional Carbon,TB383.1
- SOPC Design of Transient Power Quality Disturbances Detecting Based on Nios Ⅱ,TN47
- The Software System Design and Research of HS2503,TP311.52
- First-principles Study on the Influence of Doping on the Strength of Super-hard Materials,O469
- Research and Design on the Quality Control Device for the Distribution Systems,TM76
- Research and Design of Wind-PV Hybrid Generating in Sewage Treatment Plant,X505
- Multi-chip Digital Test Based on the BSC of FPGA,TN407
- The Theoretical Study of Michael Addition,O621.25
- Magnetism and Electronic Structure of Transition Metal-Polyene Ring Sandwich Molecular Wires (SMWs),O641.1
- The infield acceptance test system developed,TP311.52
- JTAG-based ARM11 debugging software design and implementation,TP332
- Hybrid Platform Development Base on ADVANTEST,TP333
- Board-level testing methods based on research and application of boundary scan,TN79
CLC: > Industrial Technology > Radio electronics, telecommunications technology > Microelectronics, integrated circuit (IC) > General issues > Testing and inspection
© 2012 www.DissertationTopic.Net Mobile
|